wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

typo

Browse Source
This commit is contained in:
alonamid
2019-09-25 18:07:44 -07:00
parent 90bafa6409
commit a33b716504
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
docs/Generators/SiFive-Generators.rst
View File

@@ -11,7 +11,7 @@ Last-Level Cache Generator
To learn more about configuring this L2 cache, please refer to the :ref:`memory-hierarchy` section. To learn more about configuring this L2 cache, please refer to the :ref:`memory-hierarchy` section.
Perihperal Devices Peripheral Devices
------------------- -------------------
``sifive-blocks`` includes multiple peripheral device generators, such as UART, SPI, PWM, JTAG, GPIO and more. ``sifive-blocks`` includes multiple peripheral device generators, such as UART, SPI, PWM, JTAG, GPIO and more.