fully switch to chisel3
This commit is contained in:
Submodule rocket-chip updated: f5a8ba280d...f3299ae91d
@@ -4,13 +4,13 @@ import util.GeneratorApp
|
|||||||
import diplomacy.LazyModule
|
import diplomacy.LazyModule
|
||||||
import rocketchip._
|
import rocketchip._
|
||||||
import testchipip._
|
import testchipip._
|
||||||
import Chisel._
|
import chisel3._
|
||||||
import cde.Parameters
|
import cde.Parameters
|
||||||
|
|
||||||
class TestHarness(implicit val p: Parameters) extends Module {
|
class TestHarness(implicit val p: Parameters) extends Module {
|
||||||
val io = new Bundle {
|
val io = IO(new Bundle {
|
||||||
val success = Bool(OUTPUT)
|
val success = Output(Bool())
|
||||||
}
|
})
|
||||||
|
|
||||||
def buildTop(p: Parameters): ExampleTop = LazyModule(new ExampleTop(p))
|
def buildTop(p: Parameters): ExampleTop = LazyModule(new ExampleTop(p))
|
||||||
|
|
||||||
|
|||||||
@@ -9,12 +9,12 @@ import diplomacy._
|
|||||||
import rocketchip._
|
import rocketchip._
|
||||||
|
|
||||||
class PWMBase extends Module {
|
class PWMBase extends Module {
|
||||||
val io = new Bundle {
|
val io = IO(new Bundle {
|
||||||
val pwmout = Bool(OUTPUT)
|
val pwmout = Output(Bool())
|
||||||
val period = UInt(INPUT, 64)
|
val period = Input(UInt(64.W))
|
||||||
val duty = UInt(INPUT, 64)
|
val duty = Input(UInt(64.W))
|
||||||
val enable = Bool(INPUT)
|
val enable = Input(Bool())
|
||||||
}
|
})
|
||||||
|
|
||||||
// The counter should count up until period is reached
|
// The counter should count up until period is reached
|
||||||
val counter = Reg(UInt(width = 64))
|
val counter = Reg(UInt(width = 64))
|
||||||
@@ -31,10 +31,10 @@ class PWMBase extends Module {
|
|||||||
}
|
}
|
||||||
|
|
||||||
class PWMTL(implicit p: Parameters) extends Module {
|
class PWMTL(implicit p: Parameters) extends Module {
|
||||||
val io = new Bundle {
|
val io = IO(new Bundle {
|
||||||
val pwmout = Bool(OUTPUT)
|
val pwmout = Output(Bool())
|
||||||
val tl = new ClientUncachedTileLinkIO().flip
|
val tl = Flipped(new ClientUncachedTileLinkIO())
|
||||||
}
|
})
|
||||||
|
|
||||||
// How many clock cycles in a PWM cycle?
|
// How many clock cycles in a PWM cycle?
|
||||||
val period = Reg(UInt(width = 64))
|
val period = Reg(UInt(width = 64))
|
||||||
@@ -95,10 +95,10 @@ class PWMTL(implicit p: Parameters) extends Module {
|
|||||||
}
|
}
|
||||||
|
|
||||||
class PWMAXI(implicit p: Parameters) extends Module {
|
class PWMAXI(implicit p: Parameters) extends Module {
|
||||||
val io = new Bundle {
|
val io = IO(new Bundle {
|
||||||
val pwmout = Bool(OUTPUT)
|
val pwmout = Output(Bool())
|
||||||
val axi = new NastiIO().flip
|
val axi = Flipped(new NastiIO())
|
||||||
}
|
})
|
||||||
|
|
||||||
// How many clock cycles in a PWM cycle?
|
// How many clock cycles in a PWM cycle?
|
||||||
val period = Reg(UInt(width = 64))
|
val period = Reg(UInt(width = 64))
|
||||||
@@ -158,7 +158,7 @@ trait PeripheryPWM extends LazyModule {
|
|||||||
}
|
}
|
||||||
|
|
||||||
trait PeripheryPWMBundle {
|
trait PeripheryPWMBundle {
|
||||||
val pwmout = Bool(OUTPUT)
|
val pwmout = Output(Bool())
|
||||||
}
|
}
|
||||||
|
|
||||||
case object BuildPWM extends Field[(ClientUncachedTileLinkIO, Parameters) => Bool]
|
case object BuildPWM extends Field[(ClientUncachedTileLinkIO, Parameters) => Bool]
|
||||||
|
|||||||
Submodule testchipip updated: 63bf093975...69b66e4b1d
Reference in New Issue
Block a user