wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Merge pull request #136 from tymcauley/chisel-5-prep

Browse Source 
Update deprecated APIs to prepare for Chisel 5
This commit is contained in:
Jerry Zhao
2024-01-03 11:09:57 -08:00
committed by GitHub
parent 32b329bb57 16b56379aa
commit 7b68cd7796
1 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
iocell/src/main/scala/barstools/iocell/chisel/IOCell.scala
View File

@@ -3,8 +3,9 @@
package barstools.iocell.chisel
import chisel3._
import chisel3.util.{Cat, HasBlackBoxResource, HasBlackBoxInline}
import chisel3.experimental.{Analog, BaseModule, DataMirror, IO}
import chisel3.util.{Cat, HasBlackBoxInline}
import chisel3.reflect.DataMirror
import chisel3.experimental.{Analog, BaseModule}
// The following four IO cell bundle types are bare-minimum functional connections
// for modeling 4 different IO cell scenarios. The intention is that the user