wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Add incdirs to vcs/verilator flows

Browse Source
This commit is contained in:
Jerry Zhao
2024-03-19 23:48:51 -07:00
parent edf6d9ed19
commit 7b3d3e54bd
2 changed files with 3 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
sims/vcs/vcs.mk
View File

@@ -51,7 +51,8 @@ VCS_NONCC_OPTS = \
-sverilog +systemverilogext+.sv+.svi+.svh+.svt -assert svaext +libext+.sv \ -sverilog +systemverilogext+.sv+.svi+.svh+.svt -assert svaext +libext+.sv \
+v2k +verilog2001ext+.v95+.vt+.vp +libext+.v \ +v2k +verilog2001ext+.v95+.vt+.vp +libext+.v \
-debug_pp \ -debug_pp \
+incdir+$(GEN_COLLATERAL_DIR) +incdir+$(GEN_COLLATERAL_DIR) \
$(addprefix +incdir+,$(EXT_INCDIRS))
VCS_PREPROC_DEFINES = \ VCS_PREPROC_DEFINES = \
+define+VCS +define+VCS

1
sims/verilator/Makefile
View File

@@ -154,6 +154,7 @@ VERILATOR_NONCC_OPTS = \
$(VERILATOR_PREPROC_DEFINES) \ $(VERILATOR_PREPROC_DEFINES) \
--top-module $(TB) \ --top-module $(TB) \
--vpi \ --vpi \
$(addprefix +incdir+,$(EXT_INCDIRS)) \
-f $(sim_common_files) -f $(sim_common_files)
#---------------------------------------------------------------------------------------- #----------------------------------------------------------------------------------------