wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Dedup default simulation rules

Browse Source
This commit is contained in:
Abraham Gonzalez
2020-08-18 10:45:11 -07:00
parent c3749ce88f
commit 4e7b9d195f
3 changed files with 7 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
sims/vcs/Makefile
View File

@@ -36,17 +36,6 @@ debug: $(sim_debug)
#########################################################################################
include $(base_dir)/common.mk
#########################################################################################
# verilator-specific user-interface variables and commands
#########################################################################################
HELP_COMPILATION_VARIABLES +=
HELP_COMMANDS += \
" default = compiles non-debug simulator [./$(shell basename $(sim))]" \
" debug = compiles debug simulator [./$(shell basename $(sim_debug))]" \
" clean = remove all debug/non-debug simulators and intermediate files" \
" clean-sim = removes non-debug simulator and verilator-generated files" \
" clean-sim-debug = removes debug simulator and verilator-generated files"
#########################################################################################
# vcs binary and arguments
#########################################################################################

7
sims/verilator/Makefile
View File

@@ -55,13 +55,6 @@ HELP_COMPILATION_VARIABLES += \
" 'threads' if runtime thread profiling only" \
" VERILATOR_FST_MODE = enable FST waveform instead of VCD. use with debug build"
HELP_COMMANDS += \
" default = compiles non-debug simulator [./$(shell basename $(sim))]" \
" debug = compiles debug simulator [./$(shell basename $(sim_debug))]" \
" clean = remove all debug/non-debug simulators and intermediate files" \
" clean-sim = removes non-debug simulator and verilator-generated files" \
" clean-sim-debug = removes debug simulator and verilator-generated files"
#########################################################################################
# verilator/cxx binary and flags
#########################################################################################

8
variables.mk
View File

@@ -20,8 +20,14 @@ HELP_SIMULATION_VARIABLES = \
" BINARY = riscv binary that the simulator will run" \
" VERBOSE_FLAGS = flags used when doing verbose simulation [$(VERBOSE_FLAGS)]"
# include default simulation rules
HELP_COMMANDS = \
" help = display this help"
" help = display this help" \
" default = compiles non-debug simulator [./$(shell basename $(sim))]" \
" debug = compiles debug simulator [./$(shell basename $(sim_debug))]" \
" clean = remove all debug/non-debug simulators and intermediate files" \
" clean-sim = removes non-debug simulator and simulator-generated files" \
" clean-sim-debug = removes debug simulator and simulator-generated files"
HELP_LINES = "" \
" design specifier variables:" \