wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Fix WithClockAndResetFromHarness to actually request harness clocks

Browse Source
This commit is contained in:
Jerry Zhao
2023-05-11 00:53:52 -07:00
parent f4bf1b0a28
commit 4dd017d181
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
generators/chipyard/src/main/scala/harness/HarnessBinders.scala
View File

@@ -393,8 +393,8 @@ class WithClockAndResetFromHarness extends OverrideHarnessBinder({
implicit val p = GetSystemParameters(system) implicit val p = GetSystemParameters(system)
ports.map ({ ports.map ({
case c: ClockWithFreq => { case c: ClockWithFreq => {
th.setRefClockFreq(c.freqMHz) val clock = th.harnessClockInstantiator.requestClockBundle(s"clock_${c.freqMHz}MHz", c.freqMHz * (1000 * 1000))
c.clock := th.buildtopClock c.clock := clock.clock
} }
case r: AsyncReset => r := th.buildtopReset.asAsyncReset case r: AsyncReset => r := th.buildtopReset.asAsyncReset
}) })