wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Cleanup | Fix BlockDevice clocking issues

Browse Source
This commit is contained in:
Abraham Gonzalez
2021-03-03 19:44:55 +00:00
parent c52fce79ae
commit 3d962180be
3 changed files with 13 additions and 67 deletions
Download Patch File Download Diff File Expand all files Collapse all files

39
generators/chipyard/src/main/scala/config/RocketConfigs.scala
View File

@@ -214,40 +214,7 @@ class LBWIFRocketConfig extends Config(
new freechips.rocketchip.subsystem.WithNBigCores(1) ++
new chipyard.config.AbstractConfig)
//// DEBUG: To check if UART works (with everything default but serdes slow and ramp up to 1GHz)
//class DebugOffchipConfig extends Config(
// new testchipip.WithSerialTLWidth(64) ++
// new testchipip.WithAsynchronousSerialSlaveCrossing ++ // SerDes <-async-> mbus. Remember SerDes master tied to fbus
// new chipyard.config.WithFbusToSbusCrossingType(RationalCrossing(SlowToFast)) ++ // fbus slow -> sbus fast
// new chipyard.config.WithFrontBusFrequency(3200 / 4) ++ // controls SerDes freq.
//
// new chipyard.config.WithPeripheryBusFrequencyAsDefault ++ // everything default to 3.2GHz
// new chipyard.config.WithPeripheryBusFrequency(3200) ++
// new chipyard.config.WithMemoryBusFrequency(3200) ++
//
// new freechips.rocketchip.subsystem.WithNBigCores(1) ++ // add 1 rocket cores
// new chipyard.config.AbstractOffChipConfig) // new offchip network where AXI is in harness
//
//// have pbus=3.2GHz,/1, but others are different (fbus=/4, other=/2)
//class DebugOffchip2Config extends Config(
// new chipyard.config.WithCbusToPbusCrossingType(RationalCrossing(SlowToFast)) ++
// new chipyard.config.WithFbusToSbusCrossingType(RationalCrossing(SlowToFast)) ++
//
// new chipyard.config.WithSystemBusFrequencyAsDefault ++
// new chipyard.config.WithSystemBusFrequency(3200 / 2) ++
//
// new chipyard.config.WithFrontBusFrequency(3200 / 4) ++
// new chipyard.config.WithPeripheryBusFrequency(3200) ++
// new chipyard.config.WithMemoryBusFrequency(3200) ++
//
// new chipyard.config.WithFbusToSbusCrossingType(RationalCrossing(SlowToFast)) ++ // fbus slow -> sbus fast
// new testchipip.WithAsynchronousSerialSlaveCrossing ++ // Add Async crossing between serial and MBUS. Its master-side is tied to the FBUS
//
// new freechips.rocketchip.subsystem.WithNBigCores(1) ++ // add 1 rocket cores
// new chipyard.config.AbstractOffChipConfig)
// fbus=/2, other=/1
class DebugOffchip3Config extends Config(
class MulticlockAXIOverSerialConfig extends Config(
new chipyard.config.WithFbusToSbusCrossingType(RationalCrossing(SlowToFast)) ++
new chipyard.config.WithSystemBusFrequencyAsDefault ++
@@ -262,8 +229,10 @@ class DebugOffchip3Config extends Config(
new chipyard.harness.WithSimAXIMemOverSerialTL ++ // add SimDRAM DRAM model for axi4 backing memory over the SerDes link, if axi4 mem is enabled
new chipyard.iobinders.WithSerialTLAndPassthroughClockPunchthrough ++ // add new clock for axi domain over serdes and passthrough ios
//new testchipip.WithAXIDomainFreq(1000.0) ++ // set offchip axi domain clock freq (match FireSim DRAM)
new chipyard.config.WithSerialTLBackingMemory ++ // remove axi4 mem port in favor of SerialTL memory
new testchipip.WithBlockDeviceLocations(
freechips.rocketchip.subsystem.PBUS,
freechips.rocketchip.subsystem.PBUS) ++ // put block device fully on PBUS to avoid clock crossings
new freechips.rocketchip.subsystem.WithNBigCores(1) ++
new chipyard.config.AbstractConfig)