Increase verilator reset length
This commit is contained in:
@@ -283,7 +283,7 @@ done_processing:
|
|||||||
|
|
||||||
bool dump;
|
bool dump;
|
||||||
// reset for several cycles to handle pipelined reset
|
// reset for several cycles to handle pipelined reset
|
||||||
for (int i = 0; i < 10; i++) {
|
for (int i = 0; i < 100; i++) {
|
||||||
tile->reset = 1;
|
tile->reset = 1;
|
||||||
tile->clock = 0;
|
tile->clock = 0;
|
||||||
tile->eval();
|
tile->eval();
|
||||||
|
|||||||
Reference in New Issue
Block a user