wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Address comments in #690

Browse Source
This commit is contained in:
David Biancolin
2020-10-14 14:42:45 -07:00
parent 986b5831c8
commit 211c33f996
8 changed files with 74 additions and 67 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
generators/firechip/src/main/scala/FireSim.scala
View File

@@ -96,7 +96,7 @@ class WithFireSimSimpleClocks extends Config((site, here, up) => {
val aggregator = LazyModule(new ClockGroupAggregator("allClocks")).node
(chiptop.implicitClockSinkNode := ClockGroup() := aggregator)
(systemAsyncClockGroup := ClockGroupNamePrefixer() := aggregator)
(systemAsyncClockGroup :*= ClockGroupNamePrefixer() :*= aggregator)
val inputClockSource = ClockGroupSourceNode(Seq(ClockGroupSourceParameters()))