wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Help people who want to run tests (#50)

Browse Source 
* Help people who want to run tests

* Include generated makefrags for simulation
This commit is contained in:
Colin Schmidt
2019-03-11 11:26:27 -07:00
committed by GitHub
parent 0b7f7b43bc
commit 17c38a502a
3 changed files with 7 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/example/TestHarness.scala
View File

@@ -39,5 +39,6 @@ object Generator extends GeneratorApp {
val longName = names.topModuleProject + "." + names.topModuleClass + "." + names.configs val longName = names.topModuleProject + "." + names.topModuleClass + "." + names.configs
generateFirrtl generateFirrtl
generateAnno generateAnno
generateTestSuiteMakefrags
generateArtefacts generateArtefacts
} }

3
verisim/Makefile
View File

@@ -22,6 +22,9 @@ LDFLAGS := $(LDFLAGS) -L$(RISCV)/lib -Wl,-rpath,$(RISCV)/lib -L$(sim_dir) -lfesv
include $(base_dir)/Makefrag include $(base_dir)/Makefrag
include $(sim_dir)/Makefrag-verilator include $(sim_dir)/Makefrag-verilator
ifneq ($(filter run% %.run %.out %.vpd %.vcd,$(MAKECMDGOALS)),)
-include $(build_dir)/$(long_name).d
endif
sim_blackboxes = \ sim_blackboxes = \
$(build_dir)/firrtl_black_box_resource_files.f $(build_dir)/firrtl_black_box_resource_files.f

3
vsim/Makefile
View File

@@ -18,6 +18,9 @@ default: $(simv)
debug: $(simv_debug) debug: $(simv_debug)
include $(base_dir)/Makefrag include $(base_dir)/Makefrag
ifneq ($(filter run% %.run %.out %.vpd %.vcd,$(MAKECMDGOALS)),)
-include $(build_dir)/$(long_name).d
endif
sim_blackboxes = \ sim_blackboxes = \
$(build_dir)/firrtl_black_box_resource_files.f $(build_dir)/firrtl_black_box_resource_files.f