wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

[firesim] Update TraceGen BridgeBinder

Browse Source
This commit is contained in:
David Biancolin
2019-11-20 13:31:11 -08:00
parent e3b30dbd83
commit 12485b8e5c
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
generators/firechip/src/main/scala/BridgeBinders.scala
View File

@@ -67,7 +67,7 @@ class WithTracerVBridge extends RegisterBridgeBinder({
class WithTraceGenBridge extends RegisterBridgeBinder({ class WithTraceGenBridge extends RegisterBridgeBinder({
case target: HasTraceGenTilesModuleImp => case target: HasTraceGenTilesModuleImp =>
Seq(GroundTestBridge(target.success)(target.p)) Seq(GroundTestBridge(target.clock, target.success)(target.p))
}) })
// Shorthand to register all of the provided bridges above // Shorthand to register all of the provided bridges above