9721 lines
342 KiB
Systemverilog
9721 lines
342 KiB
Systemverilog
// Generated by CIRCT firtool-1.139.0
|
|
module ROB(
|
|
input clock,
|
|
reset,
|
|
io_allocateValid_0,
|
|
io_allocateValid_1,
|
|
input [4:0] io_allocateEntry_0_archDest,
|
|
input io_allocateEntry_0_writesDest,
|
|
input [3:0] io_allocateEntry_0_opClass,
|
|
input [5:0] io_allocateEntry_0_dest,
|
|
io_allocateEntry_0_oldDest,
|
|
input [4:0] io_allocateEntry_1_archDest,
|
|
input io_allocateEntry_1_writesDest,
|
|
input [3:0] io_allocateEntry_1_opClass,
|
|
input [5:0] io_allocateEntry_1_dest,
|
|
io_allocateEntry_1_oldDest,
|
|
output [5:0] io_allocateIdx_0,
|
|
io_allocateIdx_1,
|
|
output io_canAllocate,
|
|
input io_completeValid_0,
|
|
io_completeValid_1,
|
|
input [5:0] io_completeIdx_0,
|
|
io_completeIdx_1,
|
|
input io_completeException_0,
|
|
io_completeException_1,
|
|
input [63:0] io_completeCause_0,
|
|
io_completeCause_1,
|
|
io_completeBadAddr_0,
|
|
io_completeBadAddr_1,
|
|
input io_completeMispredict_0,
|
|
io_completeMispredict_1,
|
|
input [63:0] io_completeRedirectPc_0,
|
|
io_completeRedirectPc_1,
|
|
input io_completeCsrValid_0,
|
|
io_completeCsrValid_1,
|
|
input [11:0] io_completeCsrAddr_0,
|
|
io_completeCsrAddr_1,
|
|
input [2:0] io_completeCsrCmd_0,
|
|
io_completeCsrCmd_1,
|
|
input [63:0] io_completeCsrRs1_0,
|
|
io_completeCsrRs1_1,
|
|
input [4:0] io_completeCsrZimm_0,
|
|
io_completeCsrZimm_1,
|
|
output io_commitValid_0,
|
|
io_commitValid_1,
|
|
output [5:0] io_commit_0_robIdx,
|
|
output [4:0] io_commit_0_archDest,
|
|
output io_commit_0_writesDest,
|
|
output [3:0] io_commit_0_opClass,
|
|
output [5:0] io_commit_0_dest,
|
|
io_commit_0_oldDest,
|
|
output io_commit_0_exception,
|
|
output [63:0] io_commit_0_exceptionCause,
|
|
io_commit_0_badAddr,
|
|
output io_commit_0_branchMispredict,
|
|
output [63:0] io_commit_0_redirectPc,
|
|
output io_commit_0_csrValid,
|
|
output [11:0] io_commit_0_csrAddr,
|
|
output [2:0] io_commit_0_csrCmd,
|
|
output [63:0] io_commit_0_csrRs1,
|
|
output [4:0] io_commit_0_csrZimm,
|
|
output [5:0] io_commit_1_robIdx,
|
|
output [4:0] io_commit_1_archDest,
|
|
output io_commit_1_writesDest,
|
|
output [3:0] io_commit_1_opClass,
|
|
output [5:0] io_commit_1_dest,
|
|
io_commit_1_oldDest,
|
|
output io_commit_1_exception,
|
|
output [63:0] io_commit_1_exceptionCause,
|
|
io_commit_1_badAddr,
|
|
output io_commit_1_branchMispredict,
|
|
output [63:0] io_commit_1_redirectPc,
|
|
output io_commit_1_csrValid,
|
|
output [11:0] io_commit_1_csrAddr,
|
|
output [2:0] io_commit_1_csrCmd,
|
|
output [63:0] io_commit_1_csrRs1,
|
|
output [4:0] io_commit_1_csrZimm,
|
|
input io_commitReady_0,
|
|
io_commitReady_1,
|
|
io_flush
|
|
);
|
|
|
|
reg [5:0] entries_0_robIdx;
|
|
reg [4:0] entries_0_archDest;
|
|
reg entries_0_writesDest;
|
|
reg [3:0] entries_0_opClass;
|
|
reg [5:0] entries_0_dest;
|
|
reg [5:0] entries_0_oldDest;
|
|
reg [5:0] entries_1_robIdx;
|
|
reg [4:0] entries_1_archDest;
|
|
reg entries_1_writesDest;
|
|
reg [3:0] entries_1_opClass;
|
|
reg [5:0] entries_1_dest;
|
|
reg [5:0] entries_1_oldDest;
|
|
reg [5:0] entries_2_robIdx;
|
|
reg [4:0] entries_2_archDest;
|
|
reg entries_2_writesDest;
|
|
reg [3:0] entries_2_opClass;
|
|
reg [5:0] entries_2_dest;
|
|
reg [5:0] entries_2_oldDest;
|
|
reg [5:0] entries_3_robIdx;
|
|
reg [4:0] entries_3_archDest;
|
|
reg entries_3_writesDest;
|
|
reg [3:0] entries_3_opClass;
|
|
reg [5:0] entries_3_dest;
|
|
reg [5:0] entries_3_oldDest;
|
|
reg [5:0] entries_4_robIdx;
|
|
reg [4:0] entries_4_archDest;
|
|
reg entries_4_writesDest;
|
|
reg [3:0] entries_4_opClass;
|
|
reg [5:0] entries_4_dest;
|
|
reg [5:0] entries_4_oldDest;
|
|
reg [5:0] entries_5_robIdx;
|
|
reg [4:0] entries_5_archDest;
|
|
reg entries_5_writesDest;
|
|
reg [3:0] entries_5_opClass;
|
|
reg [5:0] entries_5_dest;
|
|
reg [5:0] entries_5_oldDest;
|
|
reg [5:0] entries_6_robIdx;
|
|
reg [4:0] entries_6_archDest;
|
|
reg entries_6_writesDest;
|
|
reg [3:0] entries_6_opClass;
|
|
reg [5:0] entries_6_dest;
|
|
reg [5:0] entries_6_oldDest;
|
|
reg [5:0] entries_7_robIdx;
|
|
reg [4:0] entries_7_archDest;
|
|
reg entries_7_writesDest;
|
|
reg [3:0] entries_7_opClass;
|
|
reg [5:0] entries_7_dest;
|
|
reg [5:0] entries_7_oldDest;
|
|
reg [5:0] entries_8_robIdx;
|
|
reg [4:0] entries_8_archDest;
|
|
reg entries_8_writesDest;
|
|
reg [3:0] entries_8_opClass;
|
|
reg [5:0] entries_8_dest;
|
|
reg [5:0] entries_8_oldDest;
|
|
reg [5:0] entries_9_robIdx;
|
|
reg [4:0] entries_9_archDest;
|
|
reg entries_9_writesDest;
|
|
reg [3:0] entries_9_opClass;
|
|
reg [5:0] entries_9_dest;
|
|
reg [5:0] entries_9_oldDest;
|
|
reg [5:0] entries_10_robIdx;
|
|
reg [4:0] entries_10_archDest;
|
|
reg entries_10_writesDest;
|
|
reg [3:0] entries_10_opClass;
|
|
reg [5:0] entries_10_dest;
|
|
reg [5:0] entries_10_oldDest;
|
|
reg [5:0] entries_11_robIdx;
|
|
reg [4:0] entries_11_archDest;
|
|
reg entries_11_writesDest;
|
|
reg [3:0] entries_11_opClass;
|
|
reg [5:0] entries_11_dest;
|
|
reg [5:0] entries_11_oldDest;
|
|
reg [5:0] entries_12_robIdx;
|
|
reg [4:0] entries_12_archDest;
|
|
reg entries_12_writesDest;
|
|
reg [3:0] entries_12_opClass;
|
|
reg [5:0] entries_12_dest;
|
|
reg [5:0] entries_12_oldDest;
|
|
reg [5:0] entries_13_robIdx;
|
|
reg [4:0] entries_13_archDest;
|
|
reg entries_13_writesDest;
|
|
reg [3:0] entries_13_opClass;
|
|
reg [5:0] entries_13_dest;
|
|
reg [5:0] entries_13_oldDest;
|
|
reg [5:0] entries_14_robIdx;
|
|
reg [4:0] entries_14_archDest;
|
|
reg entries_14_writesDest;
|
|
reg [3:0] entries_14_opClass;
|
|
reg [5:0] entries_14_dest;
|
|
reg [5:0] entries_14_oldDest;
|
|
reg [5:0] entries_15_robIdx;
|
|
reg [4:0] entries_15_archDest;
|
|
reg entries_15_writesDest;
|
|
reg [3:0] entries_15_opClass;
|
|
reg [5:0] entries_15_dest;
|
|
reg [5:0] entries_15_oldDest;
|
|
reg [5:0] entries_16_robIdx;
|
|
reg [4:0] entries_16_archDest;
|
|
reg entries_16_writesDest;
|
|
reg [3:0] entries_16_opClass;
|
|
reg [5:0] entries_16_dest;
|
|
reg [5:0] entries_16_oldDest;
|
|
reg [5:0] entries_17_robIdx;
|
|
reg [4:0] entries_17_archDest;
|
|
reg entries_17_writesDest;
|
|
reg [3:0] entries_17_opClass;
|
|
reg [5:0] entries_17_dest;
|
|
reg [5:0] entries_17_oldDest;
|
|
reg [5:0] entries_18_robIdx;
|
|
reg [4:0] entries_18_archDest;
|
|
reg entries_18_writesDest;
|
|
reg [3:0] entries_18_opClass;
|
|
reg [5:0] entries_18_dest;
|
|
reg [5:0] entries_18_oldDest;
|
|
reg [5:0] entries_19_robIdx;
|
|
reg [4:0] entries_19_archDest;
|
|
reg entries_19_writesDest;
|
|
reg [3:0] entries_19_opClass;
|
|
reg [5:0] entries_19_dest;
|
|
reg [5:0] entries_19_oldDest;
|
|
reg [5:0] entries_20_robIdx;
|
|
reg [4:0] entries_20_archDest;
|
|
reg entries_20_writesDest;
|
|
reg [3:0] entries_20_opClass;
|
|
reg [5:0] entries_20_dest;
|
|
reg [5:0] entries_20_oldDest;
|
|
reg [5:0] entries_21_robIdx;
|
|
reg [4:0] entries_21_archDest;
|
|
reg entries_21_writesDest;
|
|
reg [3:0] entries_21_opClass;
|
|
reg [5:0] entries_21_dest;
|
|
reg [5:0] entries_21_oldDest;
|
|
reg [5:0] entries_22_robIdx;
|
|
reg [4:0] entries_22_archDest;
|
|
reg entries_22_writesDest;
|
|
reg [3:0] entries_22_opClass;
|
|
reg [5:0] entries_22_dest;
|
|
reg [5:0] entries_22_oldDest;
|
|
reg [5:0] entries_23_robIdx;
|
|
reg [4:0] entries_23_archDest;
|
|
reg entries_23_writesDest;
|
|
reg [3:0] entries_23_opClass;
|
|
reg [5:0] entries_23_dest;
|
|
reg [5:0] entries_23_oldDest;
|
|
reg [5:0] entries_24_robIdx;
|
|
reg [4:0] entries_24_archDest;
|
|
reg entries_24_writesDest;
|
|
reg [3:0] entries_24_opClass;
|
|
reg [5:0] entries_24_dest;
|
|
reg [5:0] entries_24_oldDest;
|
|
reg [5:0] entries_25_robIdx;
|
|
reg [4:0] entries_25_archDest;
|
|
reg entries_25_writesDest;
|
|
reg [3:0] entries_25_opClass;
|
|
reg [5:0] entries_25_dest;
|
|
reg [5:0] entries_25_oldDest;
|
|
reg [5:0] entries_26_robIdx;
|
|
reg [4:0] entries_26_archDest;
|
|
reg entries_26_writesDest;
|
|
reg [3:0] entries_26_opClass;
|
|
reg [5:0] entries_26_dest;
|
|
reg [5:0] entries_26_oldDest;
|
|
reg [5:0] entries_27_robIdx;
|
|
reg [4:0] entries_27_archDest;
|
|
reg entries_27_writesDest;
|
|
reg [3:0] entries_27_opClass;
|
|
reg [5:0] entries_27_dest;
|
|
reg [5:0] entries_27_oldDest;
|
|
reg [5:0] entries_28_robIdx;
|
|
reg [4:0] entries_28_archDest;
|
|
reg entries_28_writesDest;
|
|
reg [3:0] entries_28_opClass;
|
|
reg [5:0] entries_28_dest;
|
|
reg [5:0] entries_28_oldDest;
|
|
reg [5:0] entries_29_robIdx;
|
|
reg [4:0] entries_29_archDest;
|
|
reg entries_29_writesDest;
|
|
reg [3:0] entries_29_opClass;
|
|
reg [5:0] entries_29_dest;
|
|
reg [5:0] entries_29_oldDest;
|
|
reg [5:0] entries_30_robIdx;
|
|
reg [4:0] entries_30_archDest;
|
|
reg entries_30_writesDest;
|
|
reg [3:0] entries_30_opClass;
|
|
reg [5:0] entries_30_dest;
|
|
reg [5:0] entries_30_oldDest;
|
|
reg [5:0] entries_31_robIdx;
|
|
reg [4:0] entries_31_archDest;
|
|
reg entries_31_writesDest;
|
|
reg [3:0] entries_31_opClass;
|
|
reg [5:0] entries_31_dest;
|
|
reg [5:0] entries_31_oldDest;
|
|
reg [5:0] entries_32_robIdx;
|
|
reg [4:0] entries_32_archDest;
|
|
reg entries_32_writesDest;
|
|
reg [3:0] entries_32_opClass;
|
|
reg [5:0] entries_32_dest;
|
|
reg [5:0] entries_32_oldDest;
|
|
reg [5:0] entries_33_robIdx;
|
|
reg [4:0] entries_33_archDest;
|
|
reg entries_33_writesDest;
|
|
reg [3:0] entries_33_opClass;
|
|
reg [5:0] entries_33_dest;
|
|
reg [5:0] entries_33_oldDest;
|
|
reg [5:0] entries_34_robIdx;
|
|
reg [4:0] entries_34_archDest;
|
|
reg entries_34_writesDest;
|
|
reg [3:0] entries_34_opClass;
|
|
reg [5:0] entries_34_dest;
|
|
reg [5:0] entries_34_oldDest;
|
|
reg [5:0] entries_35_robIdx;
|
|
reg [4:0] entries_35_archDest;
|
|
reg entries_35_writesDest;
|
|
reg [3:0] entries_35_opClass;
|
|
reg [5:0] entries_35_dest;
|
|
reg [5:0] entries_35_oldDest;
|
|
reg [5:0] entries_36_robIdx;
|
|
reg [4:0] entries_36_archDest;
|
|
reg entries_36_writesDest;
|
|
reg [3:0] entries_36_opClass;
|
|
reg [5:0] entries_36_dest;
|
|
reg [5:0] entries_36_oldDest;
|
|
reg [5:0] entries_37_robIdx;
|
|
reg [4:0] entries_37_archDest;
|
|
reg entries_37_writesDest;
|
|
reg [3:0] entries_37_opClass;
|
|
reg [5:0] entries_37_dest;
|
|
reg [5:0] entries_37_oldDest;
|
|
reg [5:0] entries_38_robIdx;
|
|
reg [4:0] entries_38_archDest;
|
|
reg entries_38_writesDest;
|
|
reg [3:0] entries_38_opClass;
|
|
reg [5:0] entries_38_dest;
|
|
reg [5:0] entries_38_oldDest;
|
|
reg [5:0] entries_39_robIdx;
|
|
reg [4:0] entries_39_archDest;
|
|
reg entries_39_writesDest;
|
|
reg [3:0] entries_39_opClass;
|
|
reg [5:0] entries_39_dest;
|
|
reg [5:0] entries_39_oldDest;
|
|
reg [5:0] entries_40_robIdx;
|
|
reg [4:0] entries_40_archDest;
|
|
reg entries_40_writesDest;
|
|
reg [3:0] entries_40_opClass;
|
|
reg [5:0] entries_40_dest;
|
|
reg [5:0] entries_40_oldDest;
|
|
reg [5:0] entries_41_robIdx;
|
|
reg [4:0] entries_41_archDest;
|
|
reg entries_41_writesDest;
|
|
reg [3:0] entries_41_opClass;
|
|
reg [5:0] entries_41_dest;
|
|
reg [5:0] entries_41_oldDest;
|
|
reg [5:0] entries_42_robIdx;
|
|
reg [4:0] entries_42_archDest;
|
|
reg entries_42_writesDest;
|
|
reg [3:0] entries_42_opClass;
|
|
reg [5:0] entries_42_dest;
|
|
reg [5:0] entries_42_oldDest;
|
|
reg [5:0] entries_43_robIdx;
|
|
reg [4:0] entries_43_archDest;
|
|
reg entries_43_writesDest;
|
|
reg [3:0] entries_43_opClass;
|
|
reg [5:0] entries_43_dest;
|
|
reg [5:0] entries_43_oldDest;
|
|
reg [5:0] entries_44_robIdx;
|
|
reg [4:0] entries_44_archDest;
|
|
reg entries_44_writesDest;
|
|
reg [3:0] entries_44_opClass;
|
|
reg [5:0] entries_44_dest;
|
|
reg [5:0] entries_44_oldDest;
|
|
reg [5:0] entries_45_robIdx;
|
|
reg [4:0] entries_45_archDest;
|
|
reg entries_45_writesDest;
|
|
reg [3:0] entries_45_opClass;
|
|
reg [5:0] entries_45_dest;
|
|
reg [5:0] entries_45_oldDest;
|
|
reg [5:0] entries_46_robIdx;
|
|
reg [4:0] entries_46_archDest;
|
|
reg entries_46_writesDest;
|
|
reg [3:0] entries_46_opClass;
|
|
reg [5:0] entries_46_dest;
|
|
reg [5:0] entries_46_oldDest;
|
|
reg [5:0] entries_47_robIdx;
|
|
reg [4:0] entries_47_archDest;
|
|
reg entries_47_writesDest;
|
|
reg [3:0] entries_47_opClass;
|
|
reg [5:0] entries_47_dest;
|
|
reg [5:0] entries_47_oldDest;
|
|
reg [5:0] entries_48_robIdx;
|
|
reg [4:0] entries_48_archDest;
|
|
reg entries_48_writesDest;
|
|
reg [3:0] entries_48_opClass;
|
|
reg [5:0] entries_48_dest;
|
|
reg [5:0] entries_48_oldDest;
|
|
reg [5:0] entries_49_robIdx;
|
|
reg [4:0] entries_49_archDest;
|
|
reg entries_49_writesDest;
|
|
reg [3:0] entries_49_opClass;
|
|
reg [5:0] entries_49_dest;
|
|
reg [5:0] entries_49_oldDest;
|
|
reg [5:0] entries_50_robIdx;
|
|
reg [4:0] entries_50_archDest;
|
|
reg entries_50_writesDest;
|
|
reg [3:0] entries_50_opClass;
|
|
reg [5:0] entries_50_dest;
|
|
reg [5:0] entries_50_oldDest;
|
|
reg [5:0] entries_51_robIdx;
|
|
reg [4:0] entries_51_archDest;
|
|
reg entries_51_writesDest;
|
|
reg [3:0] entries_51_opClass;
|
|
reg [5:0] entries_51_dest;
|
|
reg [5:0] entries_51_oldDest;
|
|
reg [5:0] entries_52_robIdx;
|
|
reg [4:0] entries_52_archDest;
|
|
reg entries_52_writesDest;
|
|
reg [3:0] entries_52_opClass;
|
|
reg [5:0] entries_52_dest;
|
|
reg [5:0] entries_52_oldDest;
|
|
reg [5:0] entries_53_robIdx;
|
|
reg [4:0] entries_53_archDest;
|
|
reg entries_53_writesDest;
|
|
reg [3:0] entries_53_opClass;
|
|
reg [5:0] entries_53_dest;
|
|
reg [5:0] entries_53_oldDest;
|
|
reg [5:0] entries_54_robIdx;
|
|
reg [4:0] entries_54_archDest;
|
|
reg entries_54_writesDest;
|
|
reg [3:0] entries_54_opClass;
|
|
reg [5:0] entries_54_dest;
|
|
reg [5:0] entries_54_oldDest;
|
|
reg [5:0] entries_55_robIdx;
|
|
reg [4:0] entries_55_archDest;
|
|
reg entries_55_writesDest;
|
|
reg [3:0] entries_55_opClass;
|
|
reg [5:0] entries_55_dest;
|
|
reg [5:0] entries_55_oldDest;
|
|
reg [5:0] entries_56_robIdx;
|
|
reg [4:0] entries_56_archDest;
|
|
reg entries_56_writesDest;
|
|
reg [3:0] entries_56_opClass;
|
|
reg [5:0] entries_56_dest;
|
|
reg [5:0] entries_56_oldDest;
|
|
reg [5:0] entries_57_robIdx;
|
|
reg [4:0] entries_57_archDest;
|
|
reg entries_57_writesDest;
|
|
reg [3:0] entries_57_opClass;
|
|
reg [5:0] entries_57_dest;
|
|
reg [5:0] entries_57_oldDest;
|
|
reg [5:0] entries_58_robIdx;
|
|
reg [4:0] entries_58_archDest;
|
|
reg entries_58_writesDest;
|
|
reg [3:0] entries_58_opClass;
|
|
reg [5:0] entries_58_dest;
|
|
reg [5:0] entries_58_oldDest;
|
|
reg [5:0] entries_59_robIdx;
|
|
reg [4:0] entries_59_archDest;
|
|
reg entries_59_writesDest;
|
|
reg [3:0] entries_59_opClass;
|
|
reg [5:0] entries_59_dest;
|
|
reg [5:0] entries_59_oldDest;
|
|
reg [5:0] entries_60_robIdx;
|
|
reg [4:0] entries_60_archDest;
|
|
reg entries_60_writesDest;
|
|
reg [3:0] entries_60_opClass;
|
|
reg [5:0] entries_60_dest;
|
|
reg [5:0] entries_60_oldDest;
|
|
reg [5:0] entries_61_robIdx;
|
|
reg [4:0] entries_61_archDest;
|
|
reg entries_61_writesDest;
|
|
reg [3:0] entries_61_opClass;
|
|
reg [5:0] entries_61_dest;
|
|
reg [5:0] entries_61_oldDest;
|
|
reg [5:0] entries_62_robIdx;
|
|
reg [4:0] entries_62_archDest;
|
|
reg entries_62_writesDest;
|
|
reg [3:0] entries_62_opClass;
|
|
reg [5:0] entries_62_dest;
|
|
reg [5:0] entries_62_oldDest;
|
|
reg [5:0] entries_63_robIdx;
|
|
reg [4:0] entries_63_archDest;
|
|
reg entries_63_writesDest;
|
|
reg [3:0] entries_63_opClass;
|
|
reg [5:0] entries_63_dest;
|
|
reg [5:0] entries_63_oldDest;
|
|
reg valid_0;
|
|
reg valid_1;
|
|
reg valid_2;
|
|
reg valid_3;
|
|
reg valid_4;
|
|
reg valid_5;
|
|
reg valid_6;
|
|
reg valid_7;
|
|
reg valid_8;
|
|
reg valid_9;
|
|
reg valid_10;
|
|
reg valid_11;
|
|
reg valid_12;
|
|
reg valid_13;
|
|
reg valid_14;
|
|
reg valid_15;
|
|
reg valid_16;
|
|
reg valid_17;
|
|
reg valid_18;
|
|
reg valid_19;
|
|
reg valid_20;
|
|
reg valid_21;
|
|
reg valid_22;
|
|
reg valid_23;
|
|
reg valid_24;
|
|
reg valid_25;
|
|
reg valid_26;
|
|
reg valid_27;
|
|
reg valid_28;
|
|
reg valid_29;
|
|
reg valid_30;
|
|
reg valid_31;
|
|
reg valid_32;
|
|
reg valid_33;
|
|
reg valid_34;
|
|
reg valid_35;
|
|
reg valid_36;
|
|
reg valid_37;
|
|
reg valid_38;
|
|
reg valid_39;
|
|
reg valid_40;
|
|
reg valid_41;
|
|
reg valid_42;
|
|
reg valid_43;
|
|
reg valid_44;
|
|
reg valid_45;
|
|
reg valid_46;
|
|
reg valid_47;
|
|
reg valid_48;
|
|
reg valid_49;
|
|
reg valid_50;
|
|
reg valid_51;
|
|
reg valid_52;
|
|
reg valid_53;
|
|
reg valid_54;
|
|
reg valid_55;
|
|
reg valid_56;
|
|
reg valid_57;
|
|
reg valid_58;
|
|
reg valid_59;
|
|
reg valid_60;
|
|
reg valid_61;
|
|
reg valid_62;
|
|
reg valid_63;
|
|
reg completed_0;
|
|
reg completed_1;
|
|
reg completed_2;
|
|
reg completed_3;
|
|
reg completed_4;
|
|
reg completed_5;
|
|
reg completed_6;
|
|
reg completed_7;
|
|
reg completed_8;
|
|
reg completed_9;
|
|
reg completed_10;
|
|
reg completed_11;
|
|
reg completed_12;
|
|
reg completed_13;
|
|
reg completed_14;
|
|
reg completed_15;
|
|
reg completed_16;
|
|
reg completed_17;
|
|
reg completed_18;
|
|
reg completed_19;
|
|
reg completed_20;
|
|
reg completed_21;
|
|
reg completed_22;
|
|
reg completed_23;
|
|
reg completed_24;
|
|
reg completed_25;
|
|
reg completed_26;
|
|
reg completed_27;
|
|
reg completed_28;
|
|
reg completed_29;
|
|
reg completed_30;
|
|
reg completed_31;
|
|
reg completed_32;
|
|
reg completed_33;
|
|
reg completed_34;
|
|
reg completed_35;
|
|
reg completed_36;
|
|
reg completed_37;
|
|
reg completed_38;
|
|
reg completed_39;
|
|
reg completed_40;
|
|
reg completed_41;
|
|
reg completed_42;
|
|
reg completed_43;
|
|
reg completed_44;
|
|
reg completed_45;
|
|
reg completed_46;
|
|
reg completed_47;
|
|
reg completed_48;
|
|
reg completed_49;
|
|
reg completed_50;
|
|
reg completed_51;
|
|
reg completed_52;
|
|
reg completed_53;
|
|
reg completed_54;
|
|
reg completed_55;
|
|
reg completed_56;
|
|
reg completed_57;
|
|
reg completed_58;
|
|
reg completed_59;
|
|
reg completed_60;
|
|
reg completed_61;
|
|
reg completed_62;
|
|
reg completed_63;
|
|
reg exception_0;
|
|
reg exception_1;
|
|
reg exception_2;
|
|
reg exception_3;
|
|
reg exception_4;
|
|
reg exception_5;
|
|
reg exception_6;
|
|
reg exception_7;
|
|
reg exception_8;
|
|
reg exception_9;
|
|
reg exception_10;
|
|
reg exception_11;
|
|
reg exception_12;
|
|
reg exception_13;
|
|
reg exception_14;
|
|
reg exception_15;
|
|
reg exception_16;
|
|
reg exception_17;
|
|
reg exception_18;
|
|
reg exception_19;
|
|
reg exception_20;
|
|
reg exception_21;
|
|
reg exception_22;
|
|
reg exception_23;
|
|
reg exception_24;
|
|
reg exception_25;
|
|
reg exception_26;
|
|
reg exception_27;
|
|
reg exception_28;
|
|
reg exception_29;
|
|
reg exception_30;
|
|
reg exception_31;
|
|
reg exception_32;
|
|
reg exception_33;
|
|
reg exception_34;
|
|
reg exception_35;
|
|
reg exception_36;
|
|
reg exception_37;
|
|
reg exception_38;
|
|
reg exception_39;
|
|
reg exception_40;
|
|
reg exception_41;
|
|
reg exception_42;
|
|
reg exception_43;
|
|
reg exception_44;
|
|
reg exception_45;
|
|
reg exception_46;
|
|
reg exception_47;
|
|
reg exception_48;
|
|
reg exception_49;
|
|
reg exception_50;
|
|
reg exception_51;
|
|
reg exception_52;
|
|
reg exception_53;
|
|
reg exception_54;
|
|
reg exception_55;
|
|
reg exception_56;
|
|
reg exception_57;
|
|
reg exception_58;
|
|
reg exception_59;
|
|
reg exception_60;
|
|
reg exception_61;
|
|
reg exception_62;
|
|
reg exception_63;
|
|
reg [63:0] exceptionCause_0;
|
|
reg [63:0] exceptionCause_1;
|
|
reg [63:0] exceptionCause_2;
|
|
reg [63:0] exceptionCause_3;
|
|
reg [63:0] exceptionCause_4;
|
|
reg [63:0] exceptionCause_5;
|
|
reg [63:0] exceptionCause_6;
|
|
reg [63:0] exceptionCause_7;
|
|
reg [63:0] exceptionCause_8;
|
|
reg [63:0] exceptionCause_9;
|
|
reg [63:0] exceptionCause_10;
|
|
reg [63:0] exceptionCause_11;
|
|
reg [63:0] exceptionCause_12;
|
|
reg [63:0] exceptionCause_13;
|
|
reg [63:0] exceptionCause_14;
|
|
reg [63:0] exceptionCause_15;
|
|
reg [63:0] exceptionCause_16;
|
|
reg [63:0] exceptionCause_17;
|
|
reg [63:0] exceptionCause_18;
|
|
reg [63:0] exceptionCause_19;
|
|
reg [63:0] exceptionCause_20;
|
|
reg [63:0] exceptionCause_21;
|
|
reg [63:0] exceptionCause_22;
|
|
reg [63:0] exceptionCause_23;
|
|
reg [63:0] exceptionCause_24;
|
|
reg [63:0] exceptionCause_25;
|
|
reg [63:0] exceptionCause_26;
|
|
reg [63:0] exceptionCause_27;
|
|
reg [63:0] exceptionCause_28;
|
|
reg [63:0] exceptionCause_29;
|
|
reg [63:0] exceptionCause_30;
|
|
reg [63:0] exceptionCause_31;
|
|
reg [63:0] exceptionCause_32;
|
|
reg [63:0] exceptionCause_33;
|
|
reg [63:0] exceptionCause_34;
|
|
reg [63:0] exceptionCause_35;
|
|
reg [63:0] exceptionCause_36;
|
|
reg [63:0] exceptionCause_37;
|
|
reg [63:0] exceptionCause_38;
|
|
reg [63:0] exceptionCause_39;
|
|
reg [63:0] exceptionCause_40;
|
|
reg [63:0] exceptionCause_41;
|
|
reg [63:0] exceptionCause_42;
|
|
reg [63:0] exceptionCause_43;
|
|
reg [63:0] exceptionCause_44;
|
|
reg [63:0] exceptionCause_45;
|
|
reg [63:0] exceptionCause_46;
|
|
reg [63:0] exceptionCause_47;
|
|
reg [63:0] exceptionCause_48;
|
|
reg [63:0] exceptionCause_49;
|
|
reg [63:0] exceptionCause_50;
|
|
reg [63:0] exceptionCause_51;
|
|
reg [63:0] exceptionCause_52;
|
|
reg [63:0] exceptionCause_53;
|
|
reg [63:0] exceptionCause_54;
|
|
reg [63:0] exceptionCause_55;
|
|
reg [63:0] exceptionCause_56;
|
|
reg [63:0] exceptionCause_57;
|
|
reg [63:0] exceptionCause_58;
|
|
reg [63:0] exceptionCause_59;
|
|
reg [63:0] exceptionCause_60;
|
|
reg [63:0] exceptionCause_61;
|
|
reg [63:0] exceptionCause_62;
|
|
reg [63:0] exceptionCause_63;
|
|
reg [63:0] badAddr_0;
|
|
reg [63:0] badAddr_1;
|
|
reg [63:0] badAddr_2;
|
|
reg [63:0] badAddr_3;
|
|
reg [63:0] badAddr_4;
|
|
reg [63:0] badAddr_5;
|
|
reg [63:0] badAddr_6;
|
|
reg [63:0] badAddr_7;
|
|
reg [63:0] badAddr_8;
|
|
reg [63:0] badAddr_9;
|
|
reg [63:0] badAddr_10;
|
|
reg [63:0] badAddr_11;
|
|
reg [63:0] badAddr_12;
|
|
reg [63:0] badAddr_13;
|
|
reg [63:0] badAddr_14;
|
|
reg [63:0] badAddr_15;
|
|
reg [63:0] badAddr_16;
|
|
reg [63:0] badAddr_17;
|
|
reg [63:0] badAddr_18;
|
|
reg [63:0] badAddr_19;
|
|
reg [63:0] badAddr_20;
|
|
reg [63:0] badAddr_21;
|
|
reg [63:0] badAddr_22;
|
|
reg [63:0] badAddr_23;
|
|
reg [63:0] badAddr_24;
|
|
reg [63:0] badAddr_25;
|
|
reg [63:0] badAddr_26;
|
|
reg [63:0] badAddr_27;
|
|
reg [63:0] badAddr_28;
|
|
reg [63:0] badAddr_29;
|
|
reg [63:0] badAddr_30;
|
|
reg [63:0] badAddr_31;
|
|
reg [63:0] badAddr_32;
|
|
reg [63:0] badAddr_33;
|
|
reg [63:0] badAddr_34;
|
|
reg [63:0] badAddr_35;
|
|
reg [63:0] badAddr_36;
|
|
reg [63:0] badAddr_37;
|
|
reg [63:0] badAddr_38;
|
|
reg [63:0] badAddr_39;
|
|
reg [63:0] badAddr_40;
|
|
reg [63:0] badAddr_41;
|
|
reg [63:0] badAddr_42;
|
|
reg [63:0] badAddr_43;
|
|
reg [63:0] badAddr_44;
|
|
reg [63:0] badAddr_45;
|
|
reg [63:0] badAddr_46;
|
|
reg [63:0] badAddr_47;
|
|
reg [63:0] badAddr_48;
|
|
reg [63:0] badAddr_49;
|
|
reg [63:0] badAddr_50;
|
|
reg [63:0] badAddr_51;
|
|
reg [63:0] badAddr_52;
|
|
reg [63:0] badAddr_53;
|
|
reg [63:0] badAddr_54;
|
|
reg [63:0] badAddr_55;
|
|
reg [63:0] badAddr_56;
|
|
reg [63:0] badAddr_57;
|
|
reg [63:0] badAddr_58;
|
|
reg [63:0] badAddr_59;
|
|
reg [63:0] badAddr_60;
|
|
reg [63:0] badAddr_61;
|
|
reg [63:0] badAddr_62;
|
|
reg [63:0] badAddr_63;
|
|
reg branchMispredict_0;
|
|
reg branchMispredict_1;
|
|
reg branchMispredict_2;
|
|
reg branchMispredict_3;
|
|
reg branchMispredict_4;
|
|
reg branchMispredict_5;
|
|
reg branchMispredict_6;
|
|
reg branchMispredict_7;
|
|
reg branchMispredict_8;
|
|
reg branchMispredict_9;
|
|
reg branchMispredict_10;
|
|
reg branchMispredict_11;
|
|
reg branchMispredict_12;
|
|
reg branchMispredict_13;
|
|
reg branchMispredict_14;
|
|
reg branchMispredict_15;
|
|
reg branchMispredict_16;
|
|
reg branchMispredict_17;
|
|
reg branchMispredict_18;
|
|
reg branchMispredict_19;
|
|
reg branchMispredict_20;
|
|
reg branchMispredict_21;
|
|
reg branchMispredict_22;
|
|
reg branchMispredict_23;
|
|
reg branchMispredict_24;
|
|
reg branchMispredict_25;
|
|
reg branchMispredict_26;
|
|
reg branchMispredict_27;
|
|
reg branchMispredict_28;
|
|
reg branchMispredict_29;
|
|
reg branchMispredict_30;
|
|
reg branchMispredict_31;
|
|
reg branchMispredict_32;
|
|
reg branchMispredict_33;
|
|
reg branchMispredict_34;
|
|
reg branchMispredict_35;
|
|
reg branchMispredict_36;
|
|
reg branchMispredict_37;
|
|
reg branchMispredict_38;
|
|
reg branchMispredict_39;
|
|
reg branchMispredict_40;
|
|
reg branchMispredict_41;
|
|
reg branchMispredict_42;
|
|
reg branchMispredict_43;
|
|
reg branchMispredict_44;
|
|
reg branchMispredict_45;
|
|
reg branchMispredict_46;
|
|
reg branchMispredict_47;
|
|
reg branchMispredict_48;
|
|
reg branchMispredict_49;
|
|
reg branchMispredict_50;
|
|
reg branchMispredict_51;
|
|
reg branchMispredict_52;
|
|
reg branchMispredict_53;
|
|
reg branchMispredict_54;
|
|
reg branchMispredict_55;
|
|
reg branchMispredict_56;
|
|
reg branchMispredict_57;
|
|
reg branchMispredict_58;
|
|
reg branchMispredict_59;
|
|
reg branchMispredict_60;
|
|
reg branchMispredict_61;
|
|
reg branchMispredict_62;
|
|
reg branchMispredict_63;
|
|
reg [63:0] redirectPc_0;
|
|
reg [63:0] redirectPc_1;
|
|
reg [63:0] redirectPc_2;
|
|
reg [63:0] redirectPc_3;
|
|
reg [63:0] redirectPc_4;
|
|
reg [63:0] redirectPc_5;
|
|
reg [63:0] redirectPc_6;
|
|
reg [63:0] redirectPc_7;
|
|
reg [63:0] redirectPc_8;
|
|
reg [63:0] redirectPc_9;
|
|
reg [63:0] redirectPc_10;
|
|
reg [63:0] redirectPc_11;
|
|
reg [63:0] redirectPc_12;
|
|
reg [63:0] redirectPc_13;
|
|
reg [63:0] redirectPc_14;
|
|
reg [63:0] redirectPc_15;
|
|
reg [63:0] redirectPc_16;
|
|
reg [63:0] redirectPc_17;
|
|
reg [63:0] redirectPc_18;
|
|
reg [63:0] redirectPc_19;
|
|
reg [63:0] redirectPc_20;
|
|
reg [63:0] redirectPc_21;
|
|
reg [63:0] redirectPc_22;
|
|
reg [63:0] redirectPc_23;
|
|
reg [63:0] redirectPc_24;
|
|
reg [63:0] redirectPc_25;
|
|
reg [63:0] redirectPc_26;
|
|
reg [63:0] redirectPc_27;
|
|
reg [63:0] redirectPc_28;
|
|
reg [63:0] redirectPc_29;
|
|
reg [63:0] redirectPc_30;
|
|
reg [63:0] redirectPc_31;
|
|
reg [63:0] redirectPc_32;
|
|
reg [63:0] redirectPc_33;
|
|
reg [63:0] redirectPc_34;
|
|
reg [63:0] redirectPc_35;
|
|
reg [63:0] redirectPc_36;
|
|
reg [63:0] redirectPc_37;
|
|
reg [63:0] redirectPc_38;
|
|
reg [63:0] redirectPc_39;
|
|
reg [63:0] redirectPc_40;
|
|
reg [63:0] redirectPc_41;
|
|
reg [63:0] redirectPc_42;
|
|
reg [63:0] redirectPc_43;
|
|
reg [63:0] redirectPc_44;
|
|
reg [63:0] redirectPc_45;
|
|
reg [63:0] redirectPc_46;
|
|
reg [63:0] redirectPc_47;
|
|
reg [63:0] redirectPc_48;
|
|
reg [63:0] redirectPc_49;
|
|
reg [63:0] redirectPc_50;
|
|
reg [63:0] redirectPc_51;
|
|
reg [63:0] redirectPc_52;
|
|
reg [63:0] redirectPc_53;
|
|
reg [63:0] redirectPc_54;
|
|
reg [63:0] redirectPc_55;
|
|
reg [63:0] redirectPc_56;
|
|
reg [63:0] redirectPc_57;
|
|
reg [63:0] redirectPc_58;
|
|
reg [63:0] redirectPc_59;
|
|
reg [63:0] redirectPc_60;
|
|
reg [63:0] redirectPc_61;
|
|
reg [63:0] redirectPc_62;
|
|
reg [63:0] redirectPc_63;
|
|
reg csrValid_0;
|
|
reg csrValid_1;
|
|
reg csrValid_2;
|
|
reg csrValid_3;
|
|
reg csrValid_4;
|
|
reg csrValid_5;
|
|
reg csrValid_6;
|
|
reg csrValid_7;
|
|
reg csrValid_8;
|
|
reg csrValid_9;
|
|
reg csrValid_10;
|
|
reg csrValid_11;
|
|
reg csrValid_12;
|
|
reg csrValid_13;
|
|
reg csrValid_14;
|
|
reg csrValid_15;
|
|
reg csrValid_16;
|
|
reg csrValid_17;
|
|
reg csrValid_18;
|
|
reg csrValid_19;
|
|
reg csrValid_20;
|
|
reg csrValid_21;
|
|
reg csrValid_22;
|
|
reg csrValid_23;
|
|
reg csrValid_24;
|
|
reg csrValid_25;
|
|
reg csrValid_26;
|
|
reg csrValid_27;
|
|
reg csrValid_28;
|
|
reg csrValid_29;
|
|
reg csrValid_30;
|
|
reg csrValid_31;
|
|
reg csrValid_32;
|
|
reg csrValid_33;
|
|
reg csrValid_34;
|
|
reg csrValid_35;
|
|
reg csrValid_36;
|
|
reg csrValid_37;
|
|
reg csrValid_38;
|
|
reg csrValid_39;
|
|
reg csrValid_40;
|
|
reg csrValid_41;
|
|
reg csrValid_42;
|
|
reg csrValid_43;
|
|
reg csrValid_44;
|
|
reg csrValid_45;
|
|
reg csrValid_46;
|
|
reg csrValid_47;
|
|
reg csrValid_48;
|
|
reg csrValid_49;
|
|
reg csrValid_50;
|
|
reg csrValid_51;
|
|
reg csrValid_52;
|
|
reg csrValid_53;
|
|
reg csrValid_54;
|
|
reg csrValid_55;
|
|
reg csrValid_56;
|
|
reg csrValid_57;
|
|
reg csrValid_58;
|
|
reg csrValid_59;
|
|
reg csrValid_60;
|
|
reg csrValid_61;
|
|
reg csrValid_62;
|
|
reg csrValid_63;
|
|
reg [11:0] csrAddr_0;
|
|
reg [11:0] csrAddr_1;
|
|
reg [11:0] csrAddr_2;
|
|
reg [11:0] csrAddr_3;
|
|
reg [11:0] csrAddr_4;
|
|
reg [11:0] csrAddr_5;
|
|
reg [11:0] csrAddr_6;
|
|
reg [11:0] csrAddr_7;
|
|
reg [11:0] csrAddr_8;
|
|
reg [11:0] csrAddr_9;
|
|
reg [11:0] csrAddr_10;
|
|
reg [11:0] csrAddr_11;
|
|
reg [11:0] csrAddr_12;
|
|
reg [11:0] csrAddr_13;
|
|
reg [11:0] csrAddr_14;
|
|
reg [11:0] csrAddr_15;
|
|
reg [11:0] csrAddr_16;
|
|
reg [11:0] csrAddr_17;
|
|
reg [11:0] csrAddr_18;
|
|
reg [11:0] csrAddr_19;
|
|
reg [11:0] csrAddr_20;
|
|
reg [11:0] csrAddr_21;
|
|
reg [11:0] csrAddr_22;
|
|
reg [11:0] csrAddr_23;
|
|
reg [11:0] csrAddr_24;
|
|
reg [11:0] csrAddr_25;
|
|
reg [11:0] csrAddr_26;
|
|
reg [11:0] csrAddr_27;
|
|
reg [11:0] csrAddr_28;
|
|
reg [11:0] csrAddr_29;
|
|
reg [11:0] csrAddr_30;
|
|
reg [11:0] csrAddr_31;
|
|
reg [11:0] csrAddr_32;
|
|
reg [11:0] csrAddr_33;
|
|
reg [11:0] csrAddr_34;
|
|
reg [11:0] csrAddr_35;
|
|
reg [11:0] csrAddr_36;
|
|
reg [11:0] csrAddr_37;
|
|
reg [11:0] csrAddr_38;
|
|
reg [11:0] csrAddr_39;
|
|
reg [11:0] csrAddr_40;
|
|
reg [11:0] csrAddr_41;
|
|
reg [11:0] csrAddr_42;
|
|
reg [11:0] csrAddr_43;
|
|
reg [11:0] csrAddr_44;
|
|
reg [11:0] csrAddr_45;
|
|
reg [11:0] csrAddr_46;
|
|
reg [11:0] csrAddr_47;
|
|
reg [11:0] csrAddr_48;
|
|
reg [11:0] csrAddr_49;
|
|
reg [11:0] csrAddr_50;
|
|
reg [11:0] csrAddr_51;
|
|
reg [11:0] csrAddr_52;
|
|
reg [11:0] csrAddr_53;
|
|
reg [11:0] csrAddr_54;
|
|
reg [11:0] csrAddr_55;
|
|
reg [11:0] csrAddr_56;
|
|
reg [11:0] csrAddr_57;
|
|
reg [11:0] csrAddr_58;
|
|
reg [11:0] csrAddr_59;
|
|
reg [11:0] csrAddr_60;
|
|
reg [11:0] csrAddr_61;
|
|
reg [11:0] csrAddr_62;
|
|
reg [11:0] csrAddr_63;
|
|
reg [2:0] csrCmd_0;
|
|
reg [2:0] csrCmd_1;
|
|
reg [2:0] csrCmd_2;
|
|
reg [2:0] csrCmd_3;
|
|
reg [2:0] csrCmd_4;
|
|
reg [2:0] csrCmd_5;
|
|
reg [2:0] csrCmd_6;
|
|
reg [2:0] csrCmd_7;
|
|
reg [2:0] csrCmd_8;
|
|
reg [2:0] csrCmd_9;
|
|
reg [2:0] csrCmd_10;
|
|
reg [2:0] csrCmd_11;
|
|
reg [2:0] csrCmd_12;
|
|
reg [2:0] csrCmd_13;
|
|
reg [2:0] csrCmd_14;
|
|
reg [2:0] csrCmd_15;
|
|
reg [2:0] csrCmd_16;
|
|
reg [2:0] csrCmd_17;
|
|
reg [2:0] csrCmd_18;
|
|
reg [2:0] csrCmd_19;
|
|
reg [2:0] csrCmd_20;
|
|
reg [2:0] csrCmd_21;
|
|
reg [2:0] csrCmd_22;
|
|
reg [2:0] csrCmd_23;
|
|
reg [2:0] csrCmd_24;
|
|
reg [2:0] csrCmd_25;
|
|
reg [2:0] csrCmd_26;
|
|
reg [2:0] csrCmd_27;
|
|
reg [2:0] csrCmd_28;
|
|
reg [2:0] csrCmd_29;
|
|
reg [2:0] csrCmd_30;
|
|
reg [2:0] csrCmd_31;
|
|
reg [2:0] csrCmd_32;
|
|
reg [2:0] csrCmd_33;
|
|
reg [2:0] csrCmd_34;
|
|
reg [2:0] csrCmd_35;
|
|
reg [2:0] csrCmd_36;
|
|
reg [2:0] csrCmd_37;
|
|
reg [2:0] csrCmd_38;
|
|
reg [2:0] csrCmd_39;
|
|
reg [2:0] csrCmd_40;
|
|
reg [2:0] csrCmd_41;
|
|
reg [2:0] csrCmd_42;
|
|
reg [2:0] csrCmd_43;
|
|
reg [2:0] csrCmd_44;
|
|
reg [2:0] csrCmd_45;
|
|
reg [2:0] csrCmd_46;
|
|
reg [2:0] csrCmd_47;
|
|
reg [2:0] csrCmd_48;
|
|
reg [2:0] csrCmd_49;
|
|
reg [2:0] csrCmd_50;
|
|
reg [2:0] csrCmd_51;
|
|
reg [2:0] csrCmd_52;
|
|
reg [2:0] csrCmd_53;
|
|
reg [2:0] csrCmd_54;
|
|
reg [2:0] csrCmd_55;
|
|
reg [2:0] csrCmd_56;
|
|
reg [2:0] csrCmd_57;
|
|
reg [2:0] csrCmd_58;
|
|
reg [2:0] csrCmd_59;
|
|
reg [2:0] csrCmd_60;
|
|
reg [2:0] csrCmd_61;
|
|
reg [2:0] csrCmd_62;
|
|
reg [2:0] csrCmd_63;
|
|
reg [63:0] csrRs1_0;
|
|
reg [63:0] csrRs1_1;
|
|
reg [63:0] csrRs1_2;
|
|
reg [63:0] csrRs1_3;
|
|
reg [63:0] csrRs1_4;
|
|
reg [63:0] csrRs1_5;
|
|
reg [63:0] csrRs1_6;
|
|
reg [63:0] csrRs1_7;
|
|
reg [63:0] csrRs1_8;
|
|
reg [63:0] csrRs1_9;
|
|
reg [63:0] csrRs1_10;
|
|
reg [63:0] csrRs1_11;
|
|
reg [63:0] csrRs1_12;
|
|
reg [63:0] csrRs1_13;
|
|
reg [63:0] csrRs1_14;
|
|
reg [63:0] csrRs1_15;
|
|
reg [63:0] csrRs1_16;
|
|
reg [63:0] csrRs1_17;
|
|
reg [63:0] csrRs1_18;
|
|
reg [63:0] csrRs1_19;
|
|
reg [63:0] csrRs1_20;
|
|
reg [63:0] csrRs1_21;
|
|
reg [63:0] csrRs1_22;
|
|
reg [63:0] csrRs1_23;
|
|
reg [63:0] csrRs1_24;
|
|
reg [63:0] csrRs1_25;
|
|
reg [63:0] csrRs1_26;
|
|
reg [63:0] csrRs1_27;
|
|
reg [63:0] csrRs1_28;
|
|
reg [63:0] csrRs1_29;
|
|
reg [63:0] csrRs1_30;
|
|
reg [63:0] csrRs1_31;
|
|
reg [63:0] csrRs1_32;
|
|
reg [63:0] csrRs1_33;
|
|
reg [63:0] csrRs1_34;
|
|
reg [63:0] csrRs1_35;
|
|
reg [63:0] csrRs1_36;
|
|
reg [63:0] csrRs1_37;
|
|
reg [63:0] csrRs1_38;
|
|
reg [63:0] csrRs1_39;
|
|
reg [63:0] csrRs1_40;
|
|
reg [63:0] csrRs1_41;
|
|
reg [63:0] csrRs1_42;
|
|
reg [63:0] csrRs1_43;
|
|
reg [63:0] csrRs1_44;
|
|
reg [63:0] csrRs1_45;
|
|
reg [63:0] csrRs1_46;
|
|
reg [63:0] csrRs1_47;
|
|
reg [63:0] csrRs1_48;
|
|
reg [63:0] csrRs1_49;
|
|
reg [63:0] csrRs1_50;
|
|
reg [63:0] csrRs1_51;
|
|
reg [63:0] csrRs1_52;
|
|
reg [63:0] csrRs1_53;
|
|
reg [63:0] csrRs1_54;
|
|
reg [63:0] csrRs1_55;
|
|
reg [63:0] csrRs1_56;
|
|
reg [63:0] csrRs1_57;
|
|
reg [63:0] csrRs1_58;
|
|
reg [63:0] csrRs1_59;
|
|
reg [63:0] csrRs1_60;
|
|
reg [63:0] csrRs1_61;
|
|
reg [63:0] csrRs1_62;
|
|
reg [63:0] csrRs1_63;
|
|
reg [4:0] csrZimm_0;
|
|
reg [4:0] csrZimm_1;
|
|
reg [4:0] csrZimm_2;
|
|
reg [4:0] csrZimm_3;
|
|
reg [4:0] csrZimm_4;
|
|
reg [4:0] csrZimm_5;
|
|
reg [4:0] csrZimm_6;
|
|
reg [4:0] csrZimm_7;
|
|
reg [4:0] csrZimm_8;
|
|
reg [4:0] csrZimm_9;
|
|
reg [4:0] csrZimm_10;
|
|
reg [4:0] csrZimm_11;
|
|
reg [4:0] csrZimm_12;
|
|
reg [4:0] csrZimm_13;
|
|
reg [4:0] csrZimm_14;
|
|
reg [4:0] csrZimm_15;
|
|
reg [4:0] csrZimm_16;
|
|
reg [4:0] csrZimm_17;
|
|
reg [4:0] csrZimm_18;
|
|
reg [4:0] csrZimm_19;
|
|
reg [4:0] csrZimm_20;
|
|
reg [4:0] csrZimm_21;
|
|
reg [4:0] csrZimm_22;
|
|
reg [4:0] csrZimm_23;
|
|
reg [4:0] csrZimm_24;
|
|
reg [4:0] csrZimm_25;
|
|
reg [4:0] csrZimm_26;
|
|
reg [4:0] csrZimm_27;
|
|
reg [4:0] csrZimm_28;
|
|
reg [4:0] csrZimm_29;
|
|
reg [4:0] csrZimm_30;
|
|
reg [4:0] csrZimm_31;
|
|
reg [4:0] csrZimm_32;
|
|
reg [4:0] csrZimm_33;
|
|
reg [4:0] csrZimm_34;
|
|
reg [4:0] csrZimm_35;
|
|
reg [4:0] csrZimm_36;
|
|
reg [4:0] csrZimm_37;
|
|
reg [4:0] csrZimm_38;
|
|
reg [4:0] csrZimm_39;
|
|
reg [4:0] csrZimm_40;
|
|
reg [4:0] csrZimm_41;
|
|
reg [4:0] csrZimm_42;
|
|
reg [4:0] csrZimm_43;
|
|
reg [4:0] csrZimm_44;
|
|
reg [4:0] csrZimm_45;
|
|
reg [4:0] csrZimm_46;
|
|
reg [4:0] csrZimm_47;
|
|
reg [4:0] csrZimm_48;
|
|
reg [4:0] csrZimm_49;
|
|
reg [4:0] csrZimm_50;
|
|
reg [4:0] csrZimm_51;
|
|
reg [4:0] csrZimm_52;
|
|
reg [4:0] csrZimm_53;
|
|
reg [4:0] csrZimm_54;
|
|
reg [4:0] csrZimm_55;
|
|
reg [4:0] csrZimm_56;
|
|
reg [4:0] csrZimm_57;
|
|
reg [4:0] csrZimm_58;
|
|
reg [4:0] csrZimm_59;
|
|
reg [4:0] csrZimm_60;
|
|
reg [4:0] csrZimm_61;
|
|
reg [4:0] csrZimm_62;
|
|
reg [4:0] csrZimm_63;
|
|
reg [5:0] head;
|
|
reg [5:0] tail;
|
|
reg [6:0] count;
|
|
wire [5:0] _head1_T = head + 6'h1;
|
|
wire [5:0] _tail1_T = tail + 6'h1;
|
|
wire [63:0][5:0] _GEN =
|
|
{{entries_63_robIdx},
|
|
{entries_62_robIdx},
|
|
{entries_61_robIdx},
|
|
{entries_60_robIdx},
|
|
{entries_59_robIdx},
|
|
{entries_58_robIdx},
|
|
{entries_57_robIdx},
|
|
{entries_56_robIdx},
|
|
{entries_55_robIdx},
|
|
{entries_54_robIdx},
|
|
{entries_53_robIdx},
|
|
{entries_52_robIdx},
|
|
{entries_51_robIdx},
|
|
{entries_50_robIdx},
|
|
{entries_49_robIdx},
|
|
{entries_48_robIdx},
|
|
{entries_47_robIdx},
|
|
{entries_46_robIdx},
|
|
{entries_45_robIdx},
|
|
{entries_44_robIdx},
|
|
{entries_43_robIdx},
|
|
{entries_42_robIdx},
|
|
{entries_41_robIdx},
|
|
{entries_40_robIdx},
|
|
{entries_39_robIdx},
|
|
{entries_38_robIdx},
|
|
{entries_37_robIdx},
|
|
{entries_36_robIdx},
|
|
{entries_35_robIdx},
|
|
{entries_34_robIdx},
|
|
{entries_33_robIdx},
|
|
{entries_32_robIdx},
|
|
{entries_31_robIdx},
|
|
{entries_30_robIdx},
|
|
{entries_29_robIdx},
|
|
{entries_28_robIdx},
|
|
{entries_27_robIdx},
|
|
{entries_26_robIdx},
|
|
{entries_25_robIdx},
|
|
{entries_24_robIdx},
|
|
{entries_23_robIdx},
|
|
{entries_22_robIdx},
|
|
{entries_21_robIdx},
|
|
{entries_20_robIdx},
|
|
{entries_19_robIdx},
|
|
{entries_18_robIdx},
|
|
{entries_17_robIdx},
|
|
{entries_16_robIdx},
|
|
{entries_15_robIdx},
|
|
{entries_14_robIdx},
|
|
{entries_13_robIdx},
|
|
{entries_12_robIdx},
|
|
{entries_11_robIdx},
|
|
{entries_10_robIdx},
|
|
{entries_9_robIdx},
|
|
{entries_8_robIdx},
|
|
{entries_7_robIdx},
|
|
{entries_6_robIdx},
|
|
{entries_5_robIdx},
|
|
{entries_4_robIdx},
|
|
{entries_3_robIdx},
|
|
{entries_2_robIdx},
|
|
{entries_1_robIdx},
|
|
{entries_0_robIdx}};
|
|
wire [63:0][4:0] _GEN_0 =
|
|
{{entries_63_archDest},
|
|
{entries_62_archDest},
|
|
{entries_61_archDest},
|
|
{entries_60_archDest},
|
|
{entries_59_archDest},
|
|
{entries_58_archDest},
|
|
{entries_57_archDest},
|
|
{entries_56_archDest},
|
|
{entries_55_archDest},
|
|
{entries_54_archDest},
|
|
{entries_53_archDest},
|
|
{entries_52_archDest},
|
|
{entries_51_archDest},
|
|
{entries_50_archDest},
|
|
{entries_49_archDest},
|
|
{entries_48_archDest},
|
|
{entries_47_archDest},
|
|
{entries_46_archDest},
|
|
{entries_45_archDest},
|
|
{entries_44_archDest},
|
|
{entries_43_archDest},
|
|
{entries_42_archDest},
|
|
{entries_41_archDest},
|
|
{entries_40_archDest},
|
|
{entries_39_archDest},
|
|
{entries_38_archDest},
|
|
{entries_37_archDest},
|
|
{entries_36_archDest},
|
|
{entries_35_archDest},
|
|
{entries_34_archDest},
|
|
{entries_33_archDest},
|
|
{entries_32_archDest},
|
|
{entries_31_archDest},
|
|
{entries_30_archDest},
|
|
{entries_29_archDest},
|
|
{entries_28_archDest},
|
|
{entries_27_archDest},
|
|
{entries_26_archDest},
|
|
{entries_25_archDest},
|
|
{entries_24_archDest},
|
|
{entries_23_archDest},
|
|
{entries_22_archDest},
|
|
{entries_21_archDest},
|
|
{entries_20_archDest},
|
|
{entries_19_archDest},
|
|
{entries_18_archDest},
|
|
{entries_17_archDest},
|
|
{entries_16_archDest},
|
|
{entries_15_archDest},
|
|
{entries_14_archDest},
|
|
{entries_13_archDest},
|
|
{entries_12_archDest},
|
|
{entries_11_archDest},
|
|
{entries_10_archDest},
|
|
{entries_9_archDest},
|
|
{entries_8_archDest},
|
|
{entries_7_archDest},
|
|
{entries_6_archDest},
|
|
{entries_5_archDest},
|
|
{entries_4_archDest},
|
|
{entries_3_archDest},
|
|
{entries_2_archDest},
|
|
{entries_1_archDest},
|
|
{entries_0_archDest}};
|
|
wire [63:0] _GEN_1 =
|
|
{{entries_63_writesDest},
|
|
{entries_62_writesDest},
|
|
{entries_61_writesDest},
|
|
{entries_60_writesDest},
|
|
{entries_59_writesDest},
|
|
{entries_58_writesDest},
|
|
{entries_57_writesDest},
|
|
{entries_56_writesDest},
|
|
{entries_55_writesDest},
|
|
{entries_54_writesDest},
|
|
{entries_53_writesDest},
|
|
{entries_52_writesDest},
|
|
{entries_51_writesDest},
|
|
{entries_50_writesDest},
|
|
{entries_49_writesDest},
|
|
{entries_48_writesDest},
|
|
{entries_47_writesDest},
|
|
{entries_46_writesDest},
|
|
{entries_45_writesDest},
|
|
{entries_44_writesDest},
|
|
{entries_43_writesDest},
|
|
{entries_42_writesDest},
|
|
{entries_41_writesDest},
|
|
{entries_40_writesDest},
|
|
{entries_39_writesDest},
|
|
{entries_38_writesDest},
|
|
{entries_37_writesDest},
|
|
{entries_36_writesDest},
|
|
{entries_35_writesDest},
|
|
{entries_34_writesDest},
|
|
{entries_33_writesDest},
|
|
{entries_32_writesDest},
|
|
{entries_31_writesDest},
|
|
{entries_30_writesDest},
|
|
{entries_29_writesDest},
|
|
{entries_28_writesDest},
|
|
{entries_27_writesDest},
|
|
{entries_26_writesDest},
|
|
{entries_25_writesDest},
|
|
{entries_24_writesDest},
|
|
{entries_23_writesDest},
|
|
{entries_22_writesDest},
|
|
{entries_21_writesDest},
|
|
{entries_20_writesDest},
|
|
{entries_19_writesDest},
|
|
{entries_18_writesDest},
|
|
{entries_17_writesDest},
|
|
{entries_16_writesDest},
|
|
{entries_15_writesDest},
|
|
{entries_14_writesDest},
|
|
{entries_13_writesDest},
|
|
{entries_12_writesDest},
|
|
{entries_11_writesDest},
|
|
{entries_10_writesDest},
|
|
{entries_9_writesDest},
|
|
{entries_8_writesDest},
|
|
{entries_7_writesDest},
|
|
{entries_6_writesDest},
|
|
{entries_5_writesDest},
|
|
{entries_4_writesDest},
|
|
{entries_3_writesDest},
|
|
{entries_2_writesDest},
|
|
{entries_1_writesDest},
|
|
{entries_0_writesDest}};
|
|
wire [63:0][3:0] _GEN_2 =
|
|
{{entries_63_opClass},
|
|
{entries_62_opClass},
|
|
{entries_61_opClass},
|
|
{entries_60_opClass},
|
|
{entries_59_opClass},
|
|
{entries_58_opClass},
|
|
{entries_57_opClass},
|
|
{entries_56_opClass},
|
|
{entries_55_opClass},
|
|
{entries_54_opClass},
|
|
{entries_53_opClass},
|
|
{entries_52_opClass},
|
|
{entries_51_opClass},
|
|
{entries_50_opClass},
|
|
{entries_49_opClass},
|
|
{entries_48_opClass},
|
|
{entries_47_opClass},
|
|
{entries_46_opClass},
|
|
{entries_45_opClass},
|
|
{entries_44_opClass},
|
|
{entries_43_opClass},
|
|
{entries_42_opClass},
|
|
{entries_41_opClass},
|
|
{entries_40_opClass},
|
|
{entries_39_opClass},
|
|
{entries_38_opClass},
|
|
{entries_37_opClass},
|
|
{entries_36_opClass},
|
|
{entries_35_opClass},
|
|
{entries_34_opClass},
|
|
{entries_33_opClass},
|
|
{entries_32_opClass},
|
|
{entries_31_opClass},
|
|
{entries_30_opClass},
|
|
{entries_29_opClass},
|
|
{entries_28_opClass},
|
|
{entries_27_opClass},
|
|
{entries_26_opClass},
|
|
{entries_25_opClass},
|
|
{entries_24_opClass},
|
|
{entries_23_opClass},
|
|
{entries_22_opClass},
|
|
{entries_21_opClass},
|
|
{entries_20_opClass},
|
|
{entries_19_opClass},
|
|
{entries_18_opClass},
|
|
{entries_17_opClass},
|
|
{entries_16_opClass},
|
|
{entries_15_opClass},
|
|
{entries_14_opClass},
|
|
{entries_13_opClass},
|
|
{entries_12_opClass},
|
|
{entries_11_opClass},
|
|
{entries_10_opClass},
|
|
{entries_9_opClass},
|
|
{entries_8_opClass},
|
|
{entries_7_opClass},
|
|
{entries_6_opClass},
|
|
{entries_5_opClass},
|
|
{entries_4_opClass},
|
|
{entries_3_opClass},
|
|
{entries_2_opClass},
|
|
{entries_1_opClass},
|
|
{entries_0_opClass}};
|
|
wire [63:0][5:0] _GEN_3 =
|
|
{{entries_63_dest},
|
|
{entries_62_dest},
|
|
{entries_61_dest},
|
|
{entries_60_dest},
|
|
{entries_59_dest},
|
|
{entries_58_dest},
|
|
{entries_57_dest},
|
|
{entries_56_dest},
|
|
{entries_55_dest},
|
|
{entries_54_dest},
|
|
{entries_53_dest},
|
|
{entries_52_dest},
|
|
{entries_51_dest},
|
|
{entries_50_dest},
|
|
{entries_49_dest},
|
|
{entries_48_dest},
|
|
{entries_47_dest},
|
|
{entries_46_dest},
|
|
{entries_45_dest},
|
|
{entries_44_dest},
|
|
{entries_43_dest},
|
|
{entries_42_dest},
|
|
{entries_41_dest},
|
|
{entries_40_dest},
|
|
{entries_39_dest},
|
|
{entries_38_dest},
|
|
{entries_37_dest},
|
|
{entries_36_dest},
|
|
{entries_35_dest},
|
|
{entries_34_dest},
|
|
{entries_33_dest},
|
|
{entries_32_dest},
|
|
{entries_31_dest},
|
|
{entries_30_dest},
|
|
{entries_29_dest},
|
|
{entries_28_dest},
|
|
{entries_27_dest},
|
|
{entries_26_dest},
|
|
{entries_25_dest},
|
|
{entries_24_dest},
|
|
{entries_23_dest},
|
|
{entries_22_dest},
|
|
{entries_21_dest},
|
|
{entries_20_dest},
|
|
{entries_19_dest},
|
|
{entries_18_dest},
|
|
{entries_17_dest},
|
|
{entries_16_dest},
|
|
{entries_15_dest},
|
|
{entries_14_dest},
|
|
{entries_13_dest},
|
|
{entries_12_dest},
|
|
{entries_11_dest},
|
|
{entries_10_dest},
|
|
{entries_9_dest},
|
|
{entries_8_dest},
|
|
{entries_7_dest},
|
|
{entries_6_dest},
|
|
{entries_5_dest},
|
|
{entries_4_dest},
|
|
{entries_3_dest},
|
|
{entries_2_dest},
|
|
{entries_1_dest},
|
|
{entries_0_dest}};
|
|
wire [63:0][5:0] _GEN_4 =
|
|
{{entries_63_oldDest},
|
|
{entries_62_oldDest},
|
|
{entries_61_oldDest},
|
|
{entries_60_oldDest},
|
|
{entries_59_oldDest},
|
|
{entries_58_oldDest},
|
|
{entries_57_oldDest},
|
|
{entries_56_oldDest},
|
|
{entries_55_oldDest},
|
|
{entries_54_oldDest},
|
|
{entries_53_oldDest},
|
|
{entries_52_oldDest},
|
|
{entries_51_oldDest},
|
|
{entries_50_oldDest},
|
|
{entries_49_oldDest},
|
|
{entries_48_oldDest},
|
|
{entries_47_oldDest},
|
|
{entries_46_oldDest},
|
|
{entries_45_oldDest},
|
|
{entries_44_oldDest},
|
|
{entries_43_oldDest},
|
|
{entries_42_oldDest},
|
|
{entries_41_oldDest},
|
|
{entries_40_oldDest},
|
|
{entries_39_oldDest},
|
|
{entries_38_oldDest},
|
|
{entries_37_oldDest},
|
|
{entries_36_oldDest},
|
|
{entries_35_oldDest},
|
|
{entries_34_oldDest},
|
|
{entries_33_oldDest},
|
|
{entries_32_oldDest},
|
|
{entries_31_oldDest},
|
|
{entries_30_oldDest},
|
|
{entries_29_oldDest},
|
|
{entries_28_oldDest},
|
|
{entries_27_oldDest},
|
|
{entries_26_oldDest},
|
|
{entries_25_oldDest},
|
|
{entries_24_oldDest},
|
|
{entries_23_oldDest},
|
|
{entries_22_oldDest},
|
|
{entries_21_oldDest},
|
|
{entries_20_oldDest},
|
|
{entries_19_oldDest},
|
|
{entries_18_oldDest},
|
|
{entries_17_oldDest},
|
|
{entries_16_oldDest},
|
|
{entries_15_oldDest},
|
|
{entries_14_oldDest},
|
|
{entries_13_oldDest},
|
|
{entries_12_oldDest},
|
|
{entries_11_oldDest},
|
|
{entries_10_oldDest},
|
|
{entries_9_oldDest},
|
|
{entries_8_oldDest},
|
|
{entries_7_oldDest},
|
|
{entries_6_oldDest},
|
|
{entries_5_oldDest},
|
|
{entries_4_oldDest},
|
|
{entries_3_oldDest},
|
|
{entries_2_oldDest},
|
|
{entries_1_oldDest},
|
|
{entries_0_oldDest}};
|
|
wire [63:0] _GEN_5 =
|
|
{{valid_63},
|
|
{valid_62},
|
|
{valid_61},
|
|
{valid_60},
|
|
{valid_59},
|
|
{valid_58},
|
|
{valid_57},
|
|
{valid_56},
|
|
{valid_55},
|
|
{valid_54},
|
|
{valid_53},
|
|
{valid_52},
|
|
{valid_51},
|
|
{valid_50},
|
|
{valid_49},
|
|
{valid_48},
|
|
{valid_47},
|
|
{valid_46},
|
|
{valid_45},
|
|
{valid_44},
|
|
{valid_43},
|
|
{valid_42},
|
|
{valid_41},
|
|
{valid_40},
|
|
{valid_39},
|
|
{valid_38},
|
|
{valid_37},
|
|
{valid_36},
|
|
{valid_35},
|
|
{valid_34},
|
|
{valid_33},
|
|
{valid_32},
|
|
{valid_31},
|
|
{valid_30},
|
|
{valid_29},
|
|
{valid_28},
|
|
{valid_27},
|
|
{valid_26},
|
|
{valid_25},
|
|
{valid_24},
|
|
{valid_23},
|
|
{valid_22},
|
|
{valid_21},
|
|
{valid_20},
|
|
{valid_19},
|
|
{valid_18},
|
|
{valid_17},
|
|
{valid_16},
|
|
{valid_15},
|
|
{valid_14},
|
|
{valid_13},
|
|
{valid_12},
|
|
{valid_11},
|
|
{valid_10},
|
|
{valid_9},
|
|
{valid_8},
|
|
{valid_7},
|
|
{valid_6},
|
|
{valid_5},
|
|
{valid_4},
|
|
{valid_3},
|
|
{valid_2},
|
|
{valid_1},
|
|
{valid_0}};
|
|
wire [63:0] _GEN_6 =
|
|
{{completed_63},
|
|
{completed_62},
|
|
{completed_61},
|
|
{completed_60},
|
|
{completed_59},
|
|
{completed_58},
|
|
{completed_57},
|
|
{completed_56},
|
|
{completed_55},
|
|
{completed_54},
|
|
{completed_53},
|
|
{completed_52},
|
|
{completed_51},
|
|
{completed_50},
|
|
{completed_49},
|
|
{completed_48},
|
|
{completed_47},
|
|
{completed_46},
|
|
{completed_45},
|
|
{completed_44},
|
|
{completed_43},
|
|
{completed_42},
|
|
{completed_41},
|
|
{completed_40},
|
|
{completed_39},
|
|
{completed_38},
|
|
{completed_37},
|
|
{completed_36},
|
|
{completed_35},
|
|
{completed_34},
|
|
{completed_33},
|
|
{completed_32},
|
|
{completed_31},
|
|
{completed_30},
|
|
{completed_29},
|
|
{completed_28},
|
|
{completed_27},
|
|
{completed_26},
|
|
{completed_25},
|
|
{completed_24},
|
|
{completed_23},
|
|
{completed_22},
|
|
{completed_21},
|
|
{completed_20},
|
|
{completed_19},
|
|
{completed_18},
|
|
{completed_17},
|
|
{completed_16},
|
|
{completed_15},
|
|
{completed_14},
|
|
{completed_13},
|
|
{completed_12},
|
|
{completed_11},
|
|
{completed_10},
|
|
{completed_9},
|
|
{completed_8},
|
|
{completed_7},
|
|
{completed_6},
|
|
{completed_5},
|
|
{completed_4},
|
|
{completed_3},
|
|
{completed_2},
|
|
{completed_1},
|
|
{completed_0}};
|
|
wire [63:0] _GEN_7 =
|
|
{{exception_63},
|
|
{exception_62},
|
|
{exception_61},
|
|
{exception_60},
|
|
{exception_59},
|
|
{exception_58},
|
|
{exception_57},
|
|
{exception_56},
|
|
{exception_55},
|
|
{exception_54},
|
|
{exception_53},
|
|
{exception_52},
|
|
{exception_51},
|
|
{exception_50},
|
|
{exception_49},
|
|
{exception_48},
|
|
{exception_47},
|
|
{exception_46},
|
|
{exception_45},
|
|
{exception_44},
|
|
{exception_43},
|
|
{exception_42},
|
|
{exception_41},
|
|
{exception_40},
|
|
{exception_39},
|
|
{exception_38},
|
|
{exception_37},
|
|
{exception_36},
|
|
{exception_35},
|
|
{exception_34},
|
|
{exception_33},
|
|
{exception_32},
|
|
{exception_31},
|
|
{exception_30},
|
|
{exception_29},
|
|
{exception_28},
|
|
{exception_27},
|
|
{exception_26},
|
|
{exception_25},
|
|
{exception_24},
|
|
{exception_23},
|
|
{exception_22},
|
|
{exception_21},
|
|
{exception_20},
|
|
{exception_19},
|
|
{exception_18},
|
|
{exception_17},
|
|
{exception_16},
|
|
{exception_15},
|
|
{exception_14},
|
|
{exception_13},
|
|
{exception_12},
|
|
{exception_11},
|
|
{exception_10},
|
|
{exception_9},
|
|
{exception_8},
|
|
{exception_7},
|
|
{exception_6},
|
|
{exception_5},
|
|
{exception_4},
|
|
{exception_3},
|
|
{exception_2},
|
|
{exception_1},
|
|
{exception_0}};
|
|
wire io_commit_0_exception_0 = _GEN_7[head];
|
|
wire [63:0][63:0] _GEN_8 =
|
|
{{exceptionCause_63},
|
|
{exceptionCause_62},
|
|
{exceptionCause_61},
|
|
{exceptionCause_60},
|
|
{exceptionCause_59},
|
|
{exceptionCause_58},
|
|
{exceptionCause_57},
|
|
{exceptionCause_56},
|
|
{exceptionCause_55},
|
|
{exceptionCause_54},
|
|
{exceptionCause_53},
|
|
{exceptionCause_52},
|
|
{exceptionCause_51},
|
|
{exceptionCause_50},
|
|
{exceptionCause_49},
|
|
{exceptionCause_48},
|
|
{exceptionCause_47},
|
|
{exceptionCause_46},
|
|
{exceptionCause_45},
|
|
{exceptionCause_44},
|
|
{exceptionCause_43},
|
|
{exceptionCause_42},
|
|
{exceptionCause_41},
|
|
{exceptionCause_40},
|
|
{exceptionCause_39},
|
|
{exceptionCause_38},
|
|
{exceptionCause_37},
|
|
{exceptionCause_36},
|
|
{exceptionCause_35},
|
|
{exceptionCause_34},
|
|
{exceptionCause_33},
|
|
{exceptionCause_32},
|
|
{exceptionCause_31},
|
|
{exceptionCause_30},
|
|
{exceptionCause_29},
|
|
{exceptionCause_28},
|
|
{exceptionCause_27},
|
|
{exceptionCause_26},
|
|
{exceptionCause_25},
|
|
{exceptionCause_24},
|
|
{exceptionCause_23},
|
|
{exceptionCause_22},
|
|
{exceptionCause_21},
|
|
{exceptionCause_20},
|
|
{exceptionCause_19},
|
|
{exceptionCause_18},
|
|
{exceptionCause_17},
|
|
{exceptionCause_16},
|
|
{exceptionCause_15},
|
|
{exceptionCause_14},
|
|
{exceptionCause_13},
|
|
{exceptionCause_12},
|
|
{exceptionCause_11},
|
|
{exceptionCause_10},
|
|
{exceptionCause_9},
|
|
{exceptionCause_8},
|
|
{exceptionCause_7},
|
|
{exceptionCause_6},
|
|
{exceptionCause_5},
|
|
{exceptionCause_4},
|
|
{exceptionCause_3},
|
|
{exceptionCause_2},
|
|
{exceptionCause_1},
|
|
{exceptionCause_0}};
|
|
wire [63:0][63:0] _GEN_9 =
|
|
{{badAddr_63},
|
|
{badAddr_62},
|
|
{badAddr_61},
|
|
{badAddr_60},
|
|
{badAddr_59},
|
|
{badAddr_58},
|
|
{badAddr_57},
|
|
{badAddr_56},
|
|
{badAddr_55},
|
|
{badAddr_54},
|
|
{badAddr_53},
|
|
{badAddr_52},
|
|
{badAddr_51},
|
|
{badAddr_50},
|
|
{badAddr_49},
|
|
{badAddr_48},
|
|
{badAddr_47},
|
|
{badAddr_46},
|
|
{badAddr_45},
|
|
{badAddr_44},
|
|
{badAddr_43},
|
|
{badAddr_42},
|
|
{badAddr_41},
|
|
{badAddr_40},
|
|
{badAddr_39},
|
|
{badAddr_38},
|
|
{badAddr_37},
|
|
{badAddr_36},
|
|
{badAddr_35},
|
|
{badAddr_34},
|
|
{badAddr_33},
|
|
{badAddr_32},
|
|
{badAddr_31},
|
|
{badAddr_30},
|
|
{badAddr_29},
|
|
{badAddr_28},
|
|
{badAddr_27},
|
|
{badAddr_26},
|
|
{badAddr_25},
|
|
{badAddr_24},
|
|
{badAddr_23},
|
|
{badAddr_22},
|
|
{badAddr_21},
|
|
{badAddr_20},
|
|
{badAddr_19},
|
|
{badAddr_18},
|
|
{badAddr_17},
|
|
{badAddr_16},
|
|
{badAddr_15},
|
|
{badAddr_14},
|
|
{badAddr_13},
|
|
{badAddr_12},
|
|
{badAddr_11},
|
|
{badAddr_10},
|
|
{badAddr_9},
|
|
{badAddr_8},
|
|
{badAddr_7},
|
|
{badAddr_6},
|
|
{badAddr_5},
|
|
{badAddr_4},
|
|
{badAddr_3},
|
|
{badAddr_2},
|
|
{badAddr_1},
|
|
{badAddr_0}};
|
|
wire [63:0] _GEN_10 =
|
|
{{branchMispredict_63},
|
|
{branchMispredict_62},
|
|
{branchMispredict_61},
|
|
{branchMispredict_60},
|
|
{branchMispredict_59},
|
|
{branchMispredict_58},
|
|
{branchMispredict_57},
|
|
{branchMispredict_56},
|
|
{branchMispredict_55},
|
|
{branchMispredict_54},
|
|
{branchMispredict_53},
|
|
{branchMispredict_52},
|
|
{branchMispredict_51},
|
|
{branchMispredict_50},
|
|
{branchMispredict_49},
|
|
{branchMispredict_48},
|
|
{branchMispredict_47},
|
|
{branchMispredict_46},
|
|
{branchMispredict_45},
|
|
{branchMispredict_44},
|
|
{branchMispredict_43},
|
|
{branchMispredict_42},
|
|
{branchMispredict_41},
|
|
{branchMispredict_40},
|
|
{branchMispredict_39},
|
|
{branchMispredict_38},
|
|
{branchMispredict_37},
|
|
{branchMispredict_36},
|
|
{branchMispredict_35},
|
|
{branchMispredict_34},
|
|
{branchMispredict_33},
|
|
{branchMispredict_32},
|
|
{branchMispredict_31},
|
|
{branchMispredict_30},
|
|
{branchMispredict_29},
|
|
{branchMispredict_28},
|
|
{branchMispredict_27},
|
|
{branchMispredict_26},
|
|
{branchMispredict_25},
|
|
{branchMispredict_24},
|
|
{branchMispredict_23},
|
|
{branchMispredict_22},
|
|
{branchMispredict_21},
|
|
{branchMispredict_20},
|
|
{branchMispredict_19},
|
|
{branchMispredict_18},
|
|
{branchMispredict_17},
|
|
{branchMispredict_16},
|
|
{branchMispredict_15},
|
|
{branchMispredict_14},
|
|
{branchMispredict_13},
|
|
{branchMispredict_12},
|
|
{branchMispredict_11},
|
|
{branchMispredict_10},
|
|
{branchMispredict_9},
|
|
{branchMispredict_8},
|
|
{branchMispredict_7},
|
|
{branchMispredict_6},
|
|
{branchMispredict_5},
|
|
{branchMispredict_4},
|
|
{branchMispredict_3},
|
|
{branchMispredict_2},
|
|
{branchMispredict_1},
|
|
{branchMispredict_0}};
|
|
wire io_commit_0_branchMispredict_0 = _GEN_10[head];
|
|
wire [63:0][63:0] _GEN_11 =
|
|
{{redirectPc_63},
|
|
{redirectPc_62},
|
|
{redirectPc_61},
|
|
{redirectPc_60},
|
|
{redirectPc_59},
|
|
{redirectPc_58},
|
|
{redirectPc_57},
|
|
{redirectPc_56},
|
|
{redirectPc_55},
|
|
{redirectPc_54},
|
|
{redirectPc_53},
|
|
{redirectPc_52},
|
|
{redirectPc_51},
|
|
{redirectPc_50},
|
|
{redirectPc_49},
|
|
{redirectPc_48},
|
|
{redirectPc_47},
|
|
{redirectPc_46},
|
|
{redirectPc_45},
|
|
{redirectPc_44},
|
|
{redirectPc_43},
|
|
{redirectPc_42},
|
|
{redirectPc_41},
|
|
{redirectPc_40},
|
|
{redirectPc_39},
|
|
{redirectPc_38},
|
|
{redirectPc_37},
|
|
{redirectPc_36},
|
|
{redirectPc_35},
|
|
{redirectPc_34},
|
|
{redirectPc_33},
|
|
{redirectPc_32},
|
|
{redirectPc_31},
|
|
{redirectPc_30},
|
|
{redirectPc_29},
|
|
{redirectPc_28},
|
|
{redirectPc_27},
|
|
{redirectPc_26},
|
|
{redirectPc_25},
|
|
{redirectPc_24},
|
|
{redirectPc_23},
|
|
{redirectPc_22},
|
|
{redirectPc_21},
|
|
{redirectPc_20},
|
|
{redirectPc_19},
|
|
{redirectPc_18},
|
|
{redirectPc_17},
|
|
{redirectPc_16},
|
|
{redirectPc_15},
|
|
{redirectPc_14},
|
|
{redirectPc_13},
|
|
{redirectPc_12},
|
|
{redirectPc_11},
|
|
{redirectPc_10},
|
|
{redirectPc_9},
|
|
{redirectPc_8},
|
|
{redirectPc_7},
|
|
{redirectPc_6},
|
|
{redirectPc_5},
|
|
{redirectPc_4},
|
|
{redirectPc_3},
|
|
{redirectPc_2},
|
|
{redirectPc_1},
|
|
{redirectPc_0}};
|
|
wire [63:0] _GEN_12 =
|
|
{{csrValid_63},
|
|
{csrValid_62},
|
|
{csrValid_61},
|
|
{csrValid_60},
|
|
{csrValid_59},
|
|
{csrValid_58},
|
|
{csrValid_57},
|
|
{csrValid_56},
|
|
{csrValid_55},
|
|
{csrValid_54},
|
|
{csrValid_53},
|
|
{csrValid_52},
|
|
{csrValid_51},
|
|
{csrValid_50},
|
|
{csrValid_49},
|
|
{csrValid_48},
|
|
{csrValid_47},
|
|
{csrValid_46},
|
|
{csrValid_45},
|
|
{csrValid_44},
|
|
{csrValid_43},
|
|
{csrValid_42},
|
|
{csrValid_41},
|
|
{csrValid_40},
|
|
{csrValid_39},
|
|
{csrValid_38},
|
|
{csrValid_37},
|
|
{csrValid_36},
|
|
{csrValid_35},
|
|
{csrValid_34},
|
|
{csrValid_33},
|
|
{csrValid_32},
|
|
{csrValid_31},
|
|
{csrValid_30},
|
|
{csrValid_29},
|
|
{csrValid_28},
|
|
{csrValid_27},
|
|
{csrValid_26},
|
|
{csrValid_25},
|
|
{csrValid_24},
|
|
{csrValid_23},
|
|
{csrValid_22},
|
|
{csrValid_21},
|
|
{csrValid_20},
|
|
{csrValid_19},
|
|
{csrValid_18},
|
|
{csrValid_17},
|
|
{csrValid_16},
|
|
{csrValid_15},
|
|
{csrValid_14},
|
|
{csrValid_13},
|
|
{csrValid_12},
|
|
{csrValid_11},
|
|
{csrValid_10},
|
|
{csrValid_9},
|
|
{csrValid_8},
|
|
{csrValid_7},
|
|
{csrValid_6},
|
|
{csrValid_5},
|
|
{csrValid_4},
|
|
{csrValid_3},
|
|
{csrValid_2},
|
|
{csrValid_1},
|
|
{csrValid_0}};
|
|
wire [63:0][11:0] _GEN_13 =
|
|
{{csrAddr_63},
|
|
{csrAddr_62},
|
|
{csrAddr_61},
|
|
{csrAddr_60},
|
|
{csrAddr_59},
|
|
{csrAddr_58},
|
|
{csrAddr_57},
|
|
{csrAddr_56},
|
|
{csrAddr_55},
|
|
{csrAddr_54},
|
|
{csrAddr_53},
|
|
{csrAddr_52},
|
|
{csrAddr_51},
|
|
{csrAddr_50},
|
|
{csrAddr_49},
|
|
{csrAddr_48},
|
|
{csrAddr_47},
|
|
{csrAddr_46},
|
|
{csrAddr_45},
|
|
{csrAddr_44},
|
|
{csrAddr_43},
|
|
{csrAddr_42},
|
|
{csrAddr_41},
|
|
{csrAddr_40},
|
|
{csrAddr_39},
|
|
{csrAddr_38},
|
|
{csrAddr_37},
|
|
{csrAddr_36},
|
|
{csrAddr_35},
|
|
{csrAddr_34},
|
|
{csrAddr_33},
|
|
{csrAddr_32},
|
|
{csrAddr_31},
|
|
{csrAddr_30},
|
|
{csrAddr_29},
|
|
{csrAddr_28},
|
|
{csrAddr_27},
|
|
{csrAddr_26},
|
|
{csrAddr_25},
|
|
{csrAddr_24},
|
|
{csrAddr_23},
|
|
{csrAddr_22},
|
|
{csrAddr_21},
|
|
{csrAddr_20},
|
|
{csrAddr_19},
|
|
{csrAddr_18},
|
|
{csrAddr_17},
|
|
{csrAddr_16},
|
|
{csrAddr_15},
|
|
{csrAddr_14},
|
|
{csrAddr_13},
|
|
{csrAddr_12},
|
|
{csrAddr_11},
|
|
{csrAddr_10},
|
|
{csrAddr_9},
|
|
{csrAddr_8},
|
|
{csrAddr_7},
|
|
{csrAddr_6},
|
|
{csrAddr_5},
|
|
{csrAddr_4},
|
|
{csrAddr_3},
|
|
{csrAddr_2},
|
|
{csrAddr_1},
|
|
{csrAddr_0}};
|
|
wire [63:0][2:0] _GEN_14 =
|
|
{{csrCmd_63},
|
|
{csrCmd_62},
|
|
{csrCmd_61},
|
|
{csrCmd_60},
|
|
{csrCmd_59},
|
|
{csrCmd_58},
|
|
{csrCmd_57},
|
|
{csrCmd_56},
|
|
{csrCmd_55},
|
|
{csrCmd_54},
|
|
{csrCmd_53},
|
|
{csrCmd_52},
|
|
{csrCmd_51},
|
|
{csrCmd_50},
|
|
{csrCmd_49},
|
|
{csrCmd_48},
|
|
{csrCmd_47},
|
|
{csrCmd_46},
|
|
{csrCmd_45},
|
|
{csrCmd_44},
|
|
{csrCmd_43},
|
|
{csrCmd_42},
|
|
{csrCmd_41},
|
|
{csrCmd_40},
|
|
{csrCmd_39},
|
|
{csrCmd_38},
|
|
{csrCmd_37},
|
|
{csrCmd_36},
|
|
{csrCmd_35},
|
|
{csrCmd_34},
|
|
{csrCmd_33},
|
|
{csrCmd_32},
|
|
{csrCmd_31},
|
|
{csrCmd_30},
|
|
{csrCmd_29},
|
|
{csrCmd_28},
|
|
{csrCmd_27},
|
|
{csrCmd_26},
|
|
{csrCmd_25},
|
|
{csrCmd_24},
|
|
{csrCmd_23},
|
|
{csrCmd_22},
|
|
{csrCmd_21},
|
|
{csrCmd_20},
|
|
{csrCmd_19},
|
|
{csrCmd_18},
|
|
{csrCmd_17},
|
|
{csrCmd_16},
|
|
{csrCmd_15},
|
|
{csrCmd_14},
|
|
{csrCmd_13},
|
|
{csrCmd_12},
|
|
{csrCmd_11},
|
|
{csrCmd_10},
|
|
{csrCmd_9},
|
|
{csrCmd_8},
|
|
{csrCmd_7},
|
|
{csrCmd_6},
|
|
{csrCmd_5},
|
|
{csrCmd_4},
|
|
{csrCmd_3},
|
|
{csrCmd_2},
|
|
{csrCmd_1},
|
|
{csrCmd_0}};
|
|
wire [63:0][63:0] _GEN_15 =
|
|
{{csrRs1_63},
|
|
{csrRs1_62},
|
|
{csrRs1_61},
|
|
{csrRs1_60},
|
|
{csrRs1_59},
|
|
{csrRs1_58},
|
|
{csrRs1_57},
|
|
{csrRs1_56},
|
|
{csrRs1_55},
|
|
{csrRs1_54},
|
|
{csrRs1_53},
|
|
{csrRs1_52},
|
|
{csrRs1_51},
|
|
{csrRs1_50},
|
|
{csrRs1_49},
|
|
{csrRs1_48},
|
|
{csrRs1_47},
|
|
{csrRs1_46},
|
|
{csrRs1_45},
|
|
{csrRs1_44},
|
|
{csrRs1_43},
|
|
{csrRs1_42},
|
|
{csrRs1_41},
|
|
{csrRs1_40},
|
|
{csrRs1_39},
|
|
{csrRs1_38},
|
|
{csrRs1_37},
|
|
{csrRs1_36},
|
|
{csrRs1_35},
|
|
{csrRs1_34},
|
|
{csrRs1_33},
|
|
{csrRs1_32},
|
|
{csrRs1_31},
|
|
{csrRs1_30},
|
|
{csrRs1_29},
|
|
{csrRs1_28},
|
|
{csrRs1_27},
|
|
{csrRs1_26},
|
|
{csrRs1_25},
|
|
{csrRs1_24},
|
|
{csrRs1_23},
|
|
{csrRs1_22},
|
|
{csrRs1_21},
|
|
{csrRs1_20},
|
|
{csrRs1_19},
|
|
{csrRs1_18},
|
|
{csrRs1_17},
|
|
{csrRs1_16},
|
|
{csrRs1_15},
|
|
{csrRs1_14},
|
|
{csrRs1_13},
|
|
{csrRs1_12},
|
|
{csrRs1_11},
|
|
{csrRs1_10},
|
|
{csrRs1_9},
|
|
{csrRs1_8},
|
|
{csrRs1_7},
|
|
{csrRs1_6},
|
|
{csrRs1_5},
|
|
{csrRs1_4},
|
|
{csrRs1_3},
|
|
{csrRs1_2},
|
|
{csrRs1_1},
|
|
{csrRs1_0}};
|
|
wire [63:0][4:0] _GEN_16 =
|
|
{{csrZimm_63},
|
|
{csrZimm_62},
|
|
{csrZimm_61},
|
|
{csrZimm_60},
|
|
{csrZimm_59},
|
|
{csrZimm_58},
|
|
{csrZimm_57},
|
|
{csrZimm_56},
|
|
{csrZimm_55},
|
|
{csrZimm_54},
|
|
{csrZimm_53},
|
|
{csrZimm_52},
|
|
{csrZimm_51},
|
|
{csrZimm_50},
|
|
{csrZimm_49},
|
|
{csrZimm_48},
|
|
{csrZimm_47},
|
|
{csrZimm_46},
|
|
{csrZimm_45},
|
|
{csrZimm_44},
|
|
{csrZimm_43},
|
|
{csrZimm_42},
|
|
{csrZimm_41},
|
|
{csrZimm_40},
|
|
{csrZimm_39},
|
|
{csrZimm_38},
|
|
{csrZimm_37},
|
|
{csrZimm_36},
|
|
{csrZimm_35},
|
|
{csrZimm_34},
|
|
{csrZimm_33},
|
|
{csrZimm_32},
|
|
{csrZimm_31},
|
|
{csrZimm_30},
|
|
{csrZimm_29},
|
|
{csrZimm_28},
|
|
{csrZimm_27},
|
|
{csrZimm_26},
|
|
{csrZimm_25},
|
|
{csrZimm_24},
|
|
{csrZimm_23},
|
|
{csrZimm_22},
|
|
{csrZimm_21},
|
|
{csrZimm_20},
|
|
{csrZimm_19},
|
|
{csrZimm_18},
|
|
{csrZimm_17},
|
|
{csrZimm_16},
|
|
{csrZimm_15},
|
|
{csrZimm_14},
|
|
{csrZimm_13},
|
|
{csrZimm_12},
|
|
{csrZimm_11},
|
|
{csrZimm_10},
|
|
{csrZimm_9},
|
|
{csrZimm_8},
|
|
{csrZimm_7},
|
|
{csrZimm_6},
|
|
{csrZimm_5},
|
|
{csrZimm_4},
|
|
{csrZimm_3},
|
|
{csrZimm_2},
|
|
{csrZimm_1},
|
|
{csrZimm_0}};
|
|
wire [6:0] _io_canAllocate_T = 7'h40 - count;
|
|
wire io_commitValid_0_0 = (|count) & _GEN_5[head] & _GEN_6[head];
|
|
wire io_commitValid_1_0 =
|
|
(|(count[6:1])) & io_commitValid_0_0 & ~io_commit_0_exception_0
|
|
& ~io_commit_0_branchMispredict_0 & _GEN_5[_head1_T] & _GEN_6[_head1_T];
|
|
always @(posedge clock) begin
|
|
if (reset) begin
|
|
entries_0_robIdx <= 6'h0;
|
|
entries_0_archDest <= 5'h0;
|
|
entries_0_writesDest <= 1'h0;
|
|
entries_0_opClass <= 4'h0;
|
|
entries_0_dest <= 6'h0;
|
|
entries_0_oldDest <= 6'h0;
|
|
entries_1_robIdx <= 6'h0;
|
|
entries_1_archDest <= 5'h0;
|
|
entries_1_writesDest <= 1'h0;
|
|
entries_1_opClass <= 4'h0;
|
|
entries_1_dest <= 6'h0;
|
|
entries_1_oldDest <= 6'h0;
|
|
entries_2_robIdx <= 6'h0;
|
|
entries_2_archDest <= 5'h0;
|
|
entries_2_writesDest <= 1'h0;
|
|
entries_2_opClass <= 4'h0;
|
|
entries_2_dest <= 6'h0;
|
|
entries_2_oldDest <= 6'h0;
|
|
entries_3_robIdx <= 6'h0;
|
|
entries_3_archDest <= 5'h0;
|
|
entries_3_writesDest <= 1'h0;
|
|
entries_3_opClass <= 4'h0;
|
|
entries_3_dest <= 6'h0;
|
|
entries_3_oldDest <= 6'h0;
|
|
entries_4_robIdx <= 6'h0;
|
|
entries_4_archDest <= 5'h0;
|
|
entries_4_writesDest <= 1'h0;
|
|
entries_4_opClass <= 4'h0;
|
|
entries_4_dest <= 6'h0;
|
|
entries_4_oldDest <= 6'h0;
|
|
entries_5_robIdx <= 6'h0;
|
|
entries_5_archDest <= 5'h0;
|
|
entries_5_writesDest <= 1'h0;
|
|
entries_5_opClass <= 4'h0;
|
|
entries_5_dest <= 6'h0;
|
|
entries_5_oldDest <= 6'h0;
|
|
entries_6_robIdx <= 6'h0;
|
|
entries_6_archDest <= 5'h0;
|
|
entries_6_writesDest <= 1'h0;
|
|
entries_6_opClass <= 4'h0;
|
|
entries_6_dest <= 6'h0;
|
|
entries_6_oldDest <= 6'h0;
|
|
entries_7_robIdx <= 6'h0;
|
|
entries_7_archDest <= 5'h0;
|
|
entries_7_writesDest <= 1'h0;
|
|
entries_7_opClass <= 4'h0;
|
|
entries_7_dest <= 6'h0;
|
|
entries_7_oldDest <= 6'h0;
|
|
entries_8_robIdx <= 6'h0;
|
|
entries_8_archDest <= 5'h0;
|
|
entries_8_writesDest <= 1'h0;
|
|
entries_8_opClass <= 4'h0;
|
|
entries_8_dest <= 6'h0;
|
|
entries_8_oldDest <= 6'h0;
|
|
entries_9_robIdx <= 6'h0;
|
|
entries_9_archDest <= 5'h0;
|
|
entries_9_writesDest <= 1'h0;
|
|
entries_9_opClass <= 4'h0;
|
|
entries_9_dest <= 6'h0;
|
|
entries_9_oldDest <= 6'h0;
|
|
entries_10_robIdx <= 6'h0;
|
|
entries_10_archDest <= 5'h0;
|
|
entries_10_writesDest <= 1'h0;
|
|
entries_10_opClass <= 4'h0;
|
|
entries_10_dest <= 6'h0;
|
|
entries_10_oldDest <= 6'h0;
|
|
entries_11_robIdx <= 6'h0;
|
|
entries_11_archDest <= 5'h0;
|
|
entries_11_writesDest <= 1'h0;
|
|
entries_11_opClass <= 4'h0;
|
|
entries_11_dest <= 6'h0;
|
|
entries_11_oldDest <= 6'h0;
|
|
entries_12_robIdx <= 6'h0;
|
|
entries_12_archDest <= 5'h0;
|
|
entries_12_writesDest <= 1'h0;
|
|
entries_12_opClass <= 4'h0;
|
|
entries_12_dest <= 6'h0;
|
|
entries_12_oldDest <= 6'h0;
|
|
entries_13_robIdx <= 6'h0;
|
|
entries_13_archDest <= 5'h0;
|
|
entries_13_writesDest <= 1'h0;
|
|
entries_13_opClass <= 4'h0;
|
|
entries_13_dest <= 6'h0;
|
|
entries_13_oldDest <= 6'h0;
|
|
entries_14_robIdx <= 6'h0;
|
|
entries_14_archDest <= 5'h0;
|
|
entries_14_writesDest <= 1'h0;
|
|
entries_14_opClass <= 4'h0;
|
|
entries_14_dest <= 6'h0;
|
|
entries_14_oldDest <= 6'h0;
|
|
entries_15_robIdx <= 6'h0;
|
|
entries_15_archDest <= 5'h0;
|
|
entries_15_writesDest <= 1'h0;
|
|
entries_15_opClass <= 4'h0;
|
|
entries_15_dest <= 6'h0;
|
|
entries_15_oldDest <= 6'h0;
|
|
entries_16_robIdx <= 6'h0;
|
|
entries_16_archDest <= 5'h0;
|
|
entries_16_writesDest <= 1'h0;
|
|
entries_16_opClass <= 4'h0;
|
|
entries_16_dest <= 6'h0;
|
|
entries_16_oldDest <= 6'h0;
|
|
entries_17_robIdx <= 6'h0;
|
|
entries_17_archDest <= 5'h0;
|
|
entries_17_writesDest <= 1'h0;
|
|
entries_17_opClass <= 4'h0;
|
|
entries_17_dest <= 6'h0;
|
|
entries_17_oldDest <= 6'h0;
|
|
entries_18_robIdx <= 6'h0;
|
|
entries_18_archDest <= 5'h0;
|
|
entries_18_writesDest <= 1'h0;
|
|
entries_18_opClass <= 4'h0;
|
|
entries_18_dest <= 6'h0;
|
|
entries_18_oldDest <= 6'h0;
|
|
entries_19_robIdx <= 6'h0;
|
|
entries_19_archDest <= 5'h0;
|
|
entries_19_writesDest <= 1'h0;
|
|
entries_19_opClass <= 4'h0;
|
|
entries_19_dest <= 6'h0;
|
|
entries_19_oldDest <= 6'h0;
|
|
entries_20_robIdx <= 6'h0;
|
|
entries_20_archDest <= 5'h0;
|
|
entries_20_writesDest <= 1'h0;
|
|
entries_20_opClass <= 4'h0;
|
|
entries_20_dest <= 6'h0;
|
|
entries_20_oldDest <= 6'h0;
|
|
entries_21_robIdx <= 6'h0;
|
|
entries_21_archDest <= 5'h0;
|
|
entries_21_writesDest <= 1'h0;
|
|
entries_21_opClass <= 4'h0;
|
|
entries_21_dest <= 6'h0;
|
|
entries_21_oldDest <= 6'h0;
|
|
entries_22_robIdx <= 6'h0;
|
|
entries_22_archDest <= 5'h0;
|
|
entries_22_writesDest <= 1'h0;
|
|
entries_22_opClass <= 4'h0;
|
|
entries_22_dest <= 6'h0;
|
|
entries_22_oldDest <= 6'h0;
|
|
entries_23_robIdx <= 6'h0;
|
|
entries_23_archDest <= 5'h0;
|
|
entries_23_writesDest <= 1'h0;
|
|
entries_23_opClass <= 4'h0;
|
|
entries_23_dest <= 6'h0;
|
|
entries_23_oldDest <= 6'h0;
|
|
entries_24_robIdx <= 6'h0;
|
|
entries_24_archDest <= 5'h0;
|
|
entries_24_writesDest <= 1'h0;
|
|
entries_24_opClass <= 4'h0;
|
|
entries_24_dest <= 6'h0;
|
|
entries_24_oldDest <= 6'h0;
|
|
entries_25_robIdx <= 6'h0;
|
|
entries_25_archDest <= 5'h0;
|
|
entries_25_writesDest <= 1'h0;
|
|
entries_25_opClass <= 4'h0;
|
|
entries_25_dest <= 6'h0;
|
|
entries_25_oldDest <= 6'h0;
|
|
entries_26_robIdx <= 6'h0;
|
|
entries_26_archDest <= 5'h0;
|
|
entries_26_writesDest <= 1'h0;
|
|
entries_26_opClass <= 4'h0;
|
|
entries_26_dest <= 6'h0;
|
|
entries_26_oldDest <= 6'h0;
|
|
entries_27_robIdx <= 6'h0;
|
|
entries_27_archDest <= 5'h0;
|
|
entries_27_writesDest <= 1'h0;
|
|
entries_27_opClass <= 4'h0;
|
|
entries_27_dest <= 6'h0;
|
|
entries_27_oldDest <= 6'h0;
|
|
entries_28_robIdx <= 6'h0;
|
|
entries_28_archDest <= 5'h0;
|
|
entries_28_writesDest <= 1'h0;
|
|
entries_28_opClass <= 4'h0;
|
|
entries_28_dest <= 6'h0;
|
|
entries_28_oldDest <= 6'h0;
|
|
entries_29_robIdx <= 6'h0;
|
|
entries_29_archDest <= 5'h0;
|
|
entries_29_writesDest <= 1'h0;
|
|
entries_29_opClass <= 4'h0;
|
|
entries_29_dest <= 6'h0;
|
|
entries_29_oldDest <= 6'h0;
|
|
entries_30_robIdx <= 6'h0;
|
|
entries_30_archDest <= 5'h0;
|
|
entries_30_writesDest <= 1'h0;
|
|
entries_30_opClass <= 4'h0;
|
|
entries_30_dest <= 6'h0;
|
|
entries_30_oldDest <= 6'h0;
|
|
entries_31_robIdx <= 6'h0;
|
|
entries_31_archDest <= 5'h0;
|
|
entries_31_writesDest <= 1'h0;
|
|
entries_31_opClass <= 4'h0;
|
|
entries_31_dest <= 6'h0;
|
|
entries_31_oldDest <= 6'h0;
|
|
entries_32_robIdx <= 6'h0;
|
|
entries_32_archDest <= 5'h0;
|
|
entries_32_writesDest <= 1'h0;
|
|
entries_32_opClass <= 4'h0;
|
|
entries_32_dest <= 6'h0;
|
|
entries_32_oldDest <= 6'h0;
|
|
entries_33_robIdx <= 6'h0;
|
|
entries_33_archDest <= 5'h0;
|
|
entries_33_writesDest <= 1'h0;
|
|
entries_33_opClass <= 4'h0;
|
|
entries_33_dest <= 6'h0;
|
|
entries_33_oldDest <= 6'h0;
|
|
entries_34_robIdx <= 6'h0;
|
|
entries_34_archDest <= 5'h0;
|
|
entries_34_writesDest <= 1'h0;
|
|
entries_34_opClass <= 4'h0;
|
|
entries_34_dest <= 6'h0;
|
|
entries_34_oldDest <= 6'h0;
|
|
entries_35_robIdx <= 6'h0;
|
|
entries_35_archDest <= 5'h0;
|
|
entries_35_writesDest <= 1'h0;
|
|
entries_35_opClass <= 4'h0;
|
|
entries_35_dest <= 6'h0;
|
|
entries_35_oldDest <= 6'h0;
|
|
entries_36_robIdx <= 6'h0;
|
|
entries_36_archDest <= 5'h0;
|
|
entries_36_writesDest <= 1'h0;
|
|
entries_36_opClass <= 4'h0;
|
|
entries_36_dest <= 6'h0;
|
|
entries_36_oldDest <= 6'h0;
|
|
entries_37_robIdx <= 6'h0;
|
|
entries_37_archDest <= 5'h0;
|
|
entries_37_writesDest <= 1'h0;
|
|
entries_37_opClass <= 4'h0;
|
|
entries_37_dest <= 6'h0;
|
|
entries_37_oldDest <= 6'h0;
|
|
entries_38_robIdx <= 6'h0;
|
|
entries_38_archDest <= 5'h0;
|
|
entries_38_writesDest <= 1'h0;
|
|
entries_38_opClass <= 4'h0;
|
|
entries_38_dest <= 6'h0;
|
|
entries_38_oldDest <= 6'h0;
|
|
entries_39_robIdx <= 6'h0;
|
|
entries_39_archDest <= 5'h0;
|
|
entries_39_writesDest <= 1'h0;
|
|
entries_39_opClass <= 4'h0;
|
|
entries_39_dest <= 6'h0;
|
|
entries_39_oldDest <= 6'h0;
|
|
entries_40_robIdx <= 6'h0;
|
|
entries_40_archDest <= 5'h0;
|
|
entries_40_writesDest <= 1'h0;
|
|
entries_40_opClass <= 4'h0;
|
|
entries_40_dest <= 6'h0;
|
|
entries_40_oldDest <= 6'h0;
|
|
entries_41_robIdx <= 6'h0;
|
|
entries_41_archDest <= 5'h0;
|
|
entries_41_writesDest <= 1'h0;
|
|
entries_41_opClass <= 4'h0;
|
|
entries_41_dest <= 6'h0;
|
|
entries_41_oldDest <= 6'h0;
|
|
entries_42_robIdx <= 6'h0;
|
|
entries_42_archDest <= 5'h0;
|
|
entries_42_writesDest <= 1'h0;
|
|
entries_42_opClass <= 4'h0;
|
|
entries_42_dest <= 6'h0;
|
|
entries_42_oldDest <= 6'h0;
|
|
entries_43_robIdx <= 6'h0;
|
|
entries_43_archDest <= 5'h0;
|
|
entries_43_writesDest <= 1'h0;
|
|
entries_43_opClass <= 4'h0;
|
|
entries_43_dest <= 6'h0;
|
|
entries_43_oldDest <= 6'h0;
|
|
entries_44_robIdx <= 6'h0;
|
|
entries_44_archDest <= 5'h0;
|
|
entries_44_writesDest <= 1'h0;
|
|
entries_44_opClass <= 4'h0;
|
|
entries_44_dest <= 6'h0;
|
|
entries_44_oldDest <= 6'h0;
|
|
entries_45_robIdx <= 6'h0;
|
|
entries_45_archDest <= 5'h0;
|
|
entries_45_writesDest <= 1'h0;
|
|
entries_45_opClass <= 4'h0;
|
|
entries_45_dest <= 6'h0;
|
|
entries_45_oldDest <= 6'h0;
|
|
entries_46_robIdx <= 6'h0;
|
|
entries_46_archDest <= 5'h0;
|
|
entries_46_writesDest <= 1'h0;
|
|
entries_46_opClass <= 4'h0;
|
|
entries_46_dest <= 6'h0;
|
|
entries_46_oldDest <= 6'h0;
|
|
entries_47_robIdx <= 6'h0;
|
|
entries_47_archDest <= 5'h0;
|
|
entries_47_writesDest <= 1'h0;
|
|
entries_47_opClass <= 4'h0;
|
|
entries_47_dest <= 6'h0;
|
|
entries_47_oldDest <= 6'h0;
|
|
entries_48_robIdx <= 6'h0;
|
|
entries_48_archDest <= 5'h0;
|
|
entries_48_writesDest <= 1'h0;
|
|
entries_48_opClass <= 4'h0;
|
|
entries_48_dest <= 6'h0;
|
|
entries_48_oldDest <= 6'h0;
|
|
entries_49_robIdx <= 6'h0;
|
|
entries_49_archDest <= 5'h0;
|
|
entries_49_writesDest <= 1'h0;
|
|
entries_49_opClass <= 4'h0;
|
|
entries_49_dest <= 6'h0;
|
|
entries_49_oldDest <= 6'h0;
|
|
entries_50_robIdx <= 6'h0;
|
|
entries_50_archDest <= 5'h0;
|
|
entries_50_writesDest <= 1'h0;
|
|
entries_50_opClass <= 4'h0;
|
|
entries_50_dest <= 6'h0;
|
|
entries_50_oldDest <= 6'h0;
|
|
entries_51_robIdx <= 6'h0;
|
|
entries_51_archDest <= 5'h0;
|
|
entries_51_writesDest <= 1'h0;
|
|
entries_51_opClass <= 4'h0;
|
|
entries_51_dest <= 6'h0;
|
|
entries_51_oldDest <= 6'h0;
|
|
entries_52_robIdx <= 6'h0;
|
|
entries_52_archDest <= 5'h0;
|
|
entries_52_writesDest <= 1'h0;
|
|
entries_52_opClass <= 4'h0;
|
|
entries_52_dest <= 6'h0;
|
|
entries_52_oldDest <= 6'h0;
|
|
entries_53_robIdx <= 6'h0;
|
|
entries_53_archDest <= 5'h0;
|
|
entries_53_writesDest <= 1'h0;
|
|
entries_53_opClass <= 4'h0;
|
|
entries_53_dest <= 6'h0;
|
|
entries_53_oldDest <= 6'h0;
|
|
entries_54_robIdx <= 6'h0;
|
|
entries_54_archDest <= 5'h0;
|
|
entries_54_writesDest <= 1'h0;
|
|
entries_54_opClass <= 4'h0;
|
|
entries_54_dest <= 6'h0;
|
|
entries_54_oldDest <= 6'h0;
|
|
entries_55_robIdx <= 6'h0;
|
|
entries_55_archDest <= 5'h0;
|
|
entries_55_writesDest <= 1'h0;
|
|
entries_55_opClass <= 4'h0;
|
|
entries_55_dest <= 6'h0;
|
|
entries_55_oldDest <= 6'h0;
|
|
entries_56_robIdx <= 6'h0;
|
|
entries_56_archDest <= 5'h0;
|
|
entries_56_writesDest <= 1'h0;
|
|
entries_56_opClass <= 4'h0;
|
|
entries_56_dest <= 6'h0;
|
|
entries_56_oldDest <= 6'h0;
|
|
entries_57_robIdx <= 6'h0;
|
|
entries_57_archDest <= 5'h0;
|
|
entries_57_writesDest <= 1'h0;
|
|
entries_57_opClass <= 4'h0;
|
|
entries_57_dest <= 6'h0;
|
|
entries_57_oldDest <= 6'h0;
|
|
entries_58_robIdx <= 6'h0;
|
|
entries_58_archDest <= 5'h0;
|
|
entries_58_writesDest <= 1'h0;
|
|
entries_58_opClass <= 4'h0;
|
|
entries_58_dest <= 6'h0;
|
|
entries_58_oldDest <= 6'h0;
|
|
entries_59_robIdx <= 6'h0;
|
|
entries_59_archDest <= 5'h0;
|
|
entries_59_writesDest <= 1'h0;
|
|
entries_59_opClass <= 4'h0;
|
|
entries_59_dest <= 6'h0;
|
|
entries_59_oldDest <= 6'h0;
|
|
entries_60_robIdx <= 6'h0;
|
|
entries_60_archDest <= 5'h0;
|
|
entries_60_writesDest <= 1'h0;
|
|
entries_60_opClass <= 4'h0;
|
|
entries_60_dest <= 6'h0;
|
|
entries_60_oldDest <= 6'h0;
|
|
entries_61_robIdx <= 6'h0;
|
|
entries_61_archDest <= 5'h0;
|
|
entries_61_writesDest <= 1'h0;
|
|
entries_61_opClass <= 4'h0;
|
|
entries_61_dest <= 6'h0;
|
|
entries_61_oldDest <= 6'h0;
|
|
entries_62_robIdx <= 6'h0;
|
|
entries_62_archDest <= 5'h0;
|
|
entries_62_writesDest <= 1'h0;
|
|
entries_62_opClass <= 4'h0;
|
|
entries_62_dest <= 6'h0;
|
|
entries_62_oldDest <= 6'h0;
|
|
entries_63_robIdx <= 6'h0;
|
|
entries_63_archDest <= 5'h0;
|
|
entries_63_writesDest <= 1'h0;
|
|
entries_63_opClass <= 4'h0;
|
|
entries_63_dest <= 6'h0;
|
|
entries_63_oldDest <= 6'h0;
|
|
valid_0 <= 1'h0;
|
|
valid_1 <= 1'h0;
|
|
valid_2 <= 1'h0;
|
|
valid_3 <= 1'h0;
|
|
valid_4 <= 1'h0;
|
|
valid_5 <= 1'h0;
|
|
valid_6 <= 1'h0;
|
|
valid_7 <= 1'h0;
|
|
valid_8 <= 1'h0;
|
|
valid_9 <= 1'h0;
|
|
valid_10 <= 1'h0;
|
|
valid_11 <= 1'h0;
|
|
valid_12 <= 1'h0;
|
|
valid_13 <= 1'h0;
|
|
valid_14 <= 1'h0;
|
|
valid_15 <= 1'h0;
|
|
valid_16 <= 1'h0;
|
|
valid_17 <= 1'h0;
|
|
valid_18 <= 1'h0;
|
|
valid_19 <= 1'h0;
|
|
valid_20 <= 1'h0;
|
|
valid_21 <= 1'h0;
|
|
valid_22 <= 1'h0;
|
|
valid_23 <= 1'h0;
|
|
valid_24 <= 1'h0;
|
|
valid_25 <= 1'h0;
|
|
valid_26 <= 1'h0;
|
|
valid_27 <= 1'h0;
|
|
valid_28 <= 1'h0;
|
|
valid_29 <= 1'h0;
|
|
valid_30 <= 1'h0;
|
|
valid_31 <= 1'h0;
|
|
valid_32 <= 1'h0;
|
|
valid_33 <= 1'h0;
|
|
valid_34 <= 1'h0;
|
|
valid_35 <= 1'h0;
|
|
valid_36 <= 1'h0;
|
|
valid_37 <= 1'h0;
|
|
valid_38 <= 1'h0;
|
|
valid_39 <= 1'h0;
|
|
valid_40 <= 1'h0;
|
|
valid_41 <= 1'h0;
|
|
valid_42 <= 1'h0;
|
|
valid_43 <= 1'h0;
|
|
valid_44 <= 1'h0;
|
|
valid_45 <= 1'h0;
|
|
valid_46 <= 1'h0;
|
|
valid_47 <= 1'h0;
|
|
valid_48 <= 1'h0;
|
|
valid_49 <= 1'h0;
|
|
valid_50 <= 1'h0;
|
|
valid_51 <= 1'h0;
|
|
valid_52 <= 1'h0;
|
|
valid_53 <= 1'h0;
|
|
valid_54 <= 1'h0;
|
|
valid_55 <= 1'h0;
|
|
valid_56 <= 1'h0;
|
|
valid_57 <= 1'h0;
|
|
valid_58 <= 1'h0;
|
|
valid_59 <= 1'h0;
|
|
valid_60 <= 1'h0;
|
|
valid_61 <= 1'h0;
|
|
valid_62 <= 1'h0;
|
|
valid_63 <= 1'h0;
|
|
completed_0 <= 1'h0;
|
|
completed_1 <= 1'h0;
|
|
completed_2 <= 1'h0;
|
|
completed_3 <= 1'h0;
|
|
completed_4 <= 1'h0;
|
|
completed_5 <= 1'h0;
|
|
completed_6 <= 1'h0;
|
|
completed_7 <= 1'h0;
|
|
completed_8 <= 1'h0;
|
|
completed_9 <= 1'h0;
|
|
completed_10 <= 1'h0;
|
|
completed_11 <= 1'h0;
|
|
completed_12 <= 1'h0;
|
|
completed_13 <= 1'h0;
|
|
completed_14 <= 1'h0;
|
|
completed_15 <= 1'h0;
|
|
completed_16 <= 1'h0;
|
|
completed_17 <= 1'h0;
|
|
completed_18 <= 1'h0;
|
|
completed_19 <= 1'h0;
|
|
completed_20 <= 1'h0;
|
|
completed_21 <= 1'h0;
|
|
completed_22 <= 1'h0;
|
|
completed_23 <= 1'h0;
|
|
completed_24 <= 1'h0;
|
|
completed_25 <= 1'h0;
|
|
completed_26 <= 1'h0;
|
|
completed_27 <= 1'h0;
|
|
completed_28 <= 1'h0;
|
|
completed_29 <= 1'h0;
|
|
completed_30 <= 1'h0;
|
|
completed_31 <= 1'h0;
|
|
completed_32 <= 1'h0;
|
|
completed_33 <= 1'h0;
|
|
completed_34 <= 1'h0;
|
|
completed_35 <= 1'h0;
|
|
completed_36 <= 1'h0;
|
|
completed_37 <= 1'h0;
|
|
completed_38 <= 1'h0;
|
|
completed_39 <= 1'h0;
|
|
completed_40 <= 1'h0;
|
|
completed_41 <= 1'h0;
|
|
completed_42 <= 1'h0;
|
|
completed_43 <= 1'h0;
|
|
completed_44 <= 1'h0;
|
|
completed_45 <= 1'h0;
|
|
completed_46 <= 1'h0;
|
|
completed_47 <= 1'h0;
|
|
completed_48 <= 1'h0;
|
|
completed_49 <= 1'h0;
|
|
completed_50 <= 1'h0;
|
|
completed_51 <= 1'h0;
|
|
completed_52 <= 1'h0;
|
|
completed_53 <= 1'h0;
|
|
completed_54 <= 1'h0;
|
|
completed_55 <= 1'h0;
|
|
completed_56 <= 1'h0;
|
|
completed_57 <= 1'h0;
|
|
completed_58 <= 1'h0;
|
|
completed_59 <= 1'h0;
|
|
completed_60 <= 1'h0;
|
|
completed_61 <= 1'h0;
|
|
completed_62 <= 1'h0;
|
|
completed_63 <= 1'h0;
|
|
exception_0 <= 1'h0;
|
|
exception_1 <= 1'h0;
|
|
exception_2 <= 1'h0;
|
|
exception_3 <= 1'h0;
|
|
exception_4 <= 1'h0;
|
|
exception_5 <= 1'h0;
|
|
exception_6 <= 1'h0;
|
|
exception_7 <= 1'h0;
|
|
exception_8 <= 1'h0;
|
|
exception_9 <= 1'h0;
|
|
exception_10 <= 1'h0;
|
|
exception_11 <= 1'h0;
|
|
exception_12 <= 1'h0;
|
|
exception_13 <= 1'h0;
|
|
exception_14 <= 1'h0;
|
|
exception_15 <= 1'h0;
|
|
exception_16 <= 1'h0;
|
|
exception_17 <= 1'h0;
|
|
exception_18 <= 1'h0;
|
|
exception_19 <= 1'h0;
|
|
exception_20 <= 1'h0;
|
|
exception_21 <= 1'h0;
|
|
exception_22 <= 1'h0;
|
|
exception_23 <= 1'h0;
|
|
exception_24 <= 1'h0;
|
|
exception_25 <= 1'h0;
|
|
exception_26 <= 1'h0;
|
|
exception_27 <= 1'h0;
|
|
exception_28 <= 1'h0;
|
|
exception_29 <= 1'h0;
|
|
exception_30 <= 1'h0;
|
|
exception_31 <= 1'h0;
|
|
exception_32 <= 1'h0;
|
|
exception_33 <= 1'h0;
|
|
exception_34 <= 1'h0;
|
|
exception_35 <= 1'h0;
|
|
exception_36 <= 1'h0;
|
|
exception_37 <= 1'h0;
|
|
exception_38 <= 1'h0;
|
|
exception_39 <= 1'h0;
|
|
exception_40 <= 1'h0;
|
|
exception_41 <= 1'h0;
|
|
exception_42 <= 1'h0;
|
|
exception_43 <= 1'h0;
|
|
exception_44 <= 1'h0;
|
|
exception_45 <= 1'h0;
|
|
exception_46 <= 1'h0;
|
|
exception_47 <= 1'h0;
|
|
exception_48 <= 1'h0;
|
|
exception_49 <= 1'h0;
|
|
exception_50 <= 1'h0;
|
|
exception_51 <= 1'h0;
|
|
exception_52 <= 1'h0;
|
|
exception_53 <= 1'h0;
|
|
exception_54 <= 1'h0;
|
|
exception_55 <= 1'h0;
|
|
exception_56 <= 1'h0;
|
|
exception_57 <= 1'h0;
|
|
exception_58 <= 1'h0;
|
|
exception_59 <= 1'h0;
|
|
exception_60 <= 1'h0;
|
|
exception_61 <= 1'h0;
|
|
exception_62 <= 1'h0;
|
|
exception_63 <= 1'h0;
|
|
exceptionCause_0 <= 64'h0;
|
|
exceptionCause_1 <= 64'h0;
|
|
exceptionCause_2 <= 64'h0;
|
|
exceptionCause_3 <= 64'h0;
|
|
exceptionCause_4 <= 64'h0;
|
|
exceptionCause_5 <= 64'h0;
|
|
exceptionCause_6 <= 64'h0;
|
|
exceptionCause_7 <= 64'h0;
|
|
exceptionCause_8 <= 64'h0;
|
|
exceptionCause_9 <= 64'h0;
|
|
exceptionCause_10 <= 64'h0;
|
|
exceptionCause_11 <= 64'h0;
|
|
exceptionCause_12 <= 64'h0;
|
|
exceptionCause_13 <= 64'h0;
|
|
exceptionCause_14 <= 64'h0;
|
|
exceptionCause_15 <= 64'h0;
|
|
exceptionCause_16 <= 64'h0;
|
|
exceptionCause_17 <= 64'h0;
|
|
exceptionCause_18 <= 64'h0;
|
|
exceptionCause_19 <= 64'h0;
|
|
exceptionCause_20 <= 64'h0;
|
|
exceptionCause_21 <= 64'h0;
|
|
exceptionCause_22 <= 64'h0;
|
|
exceptionCause_23 <= 64'h0;
|
|
exceptionCause_24 <= 64'h0;
|
|
exceptionCause_25 <= 64'h0;
|
|
exceptionCause_26 <= 64'h0;
|
|
exceptionCause_27 <= 64'h0;
|
|
exceptionCause_28 <= 64'h0;
|
|
exceptionCause_29 <= 64'h0;
|
|
exceptionCause_30 <= 64'h0;
|
|
exceptionCause_31 <= 64'h0;
|
|
exceptionCause_32 <= 64'h0;
|
|
exceptionCause_33 <= 64'h0;
|
|
exceptionCause_34 <= 64'h0;
|
|
exceptionCause_35 <= 64'h0;
|
|
exceptionCause_36 <= 64'h0;
|
|
exceptionCause_37 <= 64'h0;
|
|
exceptionCause_38 <= 64'h0;
|
|
exceptionCause_39 <= 64'h0;
|
|
exceptionCause_40 <= 64'h0;
|
|
exceptionCause_41 <= 64'h0;
|
|
exceptionCause_42 <= 64'h0;
|
|
exceptionCause_43 <= 64'h0;
|
|
exceptionCause_44 <= 64'h0;
|
|
exceptionCause_45 <= 64'h0;
|
|
exceptionCause_46 <= 64'h0;
|
|
exceptionCause_47 <= 64'h0;
|
|
exceptionCause_48 <= 64'h0;
|
|
exceptionCause_49 <= 64'h0;
|
|
exceptionCause_50 <= 64'h0;
|
|
exceptionCause_51 <= 64'h0;
|
|
exceptionCause_52 <= 64'h0;
|
|
exceptionCause_53 <= 64'h0;
|
|
exceptionCause_54 <= 64'h0;
|
|
exceptionCause_55 <= 64'h0;
|
|
exceptionCause_56 <= 64'h0;
|
|
exceptionCause_57 <= 64'h0;
|
|
exceptionCause_58 <= 64'h0;
|
|
exceptionCause_59 <= 64'h0;
|
|
exceptionCause_60 <= 64'h0;
|
|
exceptionCause_61 <= 64'h0;
|
|
exceptionCause_62 <= 64'h0;
|
|
exceptionCause_63 <= 64'h0;
|
|
badAddr_0 <= 64'h0;
|
|
badAddr_1 <= 64'h0;
|
|
badAddr_2 <= 64'h0;
|
|
badAddr_3 <= 64'h0;
|
|
badAddr_4 <= 64'h0;
|
|
badAddr_5 <= 64'h0;
|
|
badAddr_6 <= 64'h0;
|
|
badAddr_7 <= 64'h0;
|
|
badAddr_8 <= 64'h0;
|
|
badAddr_9 <= 64'h0;
|
|
badAddr_10 <= 64'h0;
|
|
badAddr_11 <= 64'h0;
|
|
badAddr_12 <= 64'h0;
|
|
badAddr_13 <= 64'h0;
|
|
badAddr_14 <= 64'h0;
|
|
badAddr_15 <= 64'h0;
|
|
badAddr_16 <= 64'h0;
|
|
badAddr_17 <= 64'h0;
|
|
badAddr_18 <= 64'h0;
|
|
badAddr_19 <= 64'h0;
|
|
badAddr_20 <= 64'h0;
|
|
badAddr_21 <= 64'h0;
|
|
badAddr_22 <= 64'h0;
|
|
badAddr_23 <= 64'h0;
|
|
badAddr_24 <= 64'h0;
|
|
badAddr_25 <= 64'h0;
|
|
badAddr_26 <= 64'h0;
|
|
badAddr_27 <= 64'h0;
|
|
badAddr_28 <= 64'h0;
|
|
badAddr_29 <= 64'h0;
|
|
badAddr_30 <= 64'h0;
|
|
badAddr_31 <= 64'h0;
|
|
badAddr_32 <= 64'h0;
|
|
badAddr_33 <= 64'h0;
|
|
badAddr_34 <= 64'h0;
|
|
badAddr_35 <= 64'h0;
|
|
badAddr_36 <= 64'h0;
|
|
badAddr_37 <= 64'h0;
|
|
badAddr_38 <= 64'h0;
|
|
badAddr_39 <= 64'h0;
|
|
badAddr_40 <= 64'h0;
|
|
badAddr_41 <= 64'h0;
|
|
badAddr_42 <= 64'h0;
|
|
badAddr_43 <= 64'h0;
|
|
badAddr_44 <= 64'h0;
|
|
badAddr_45 <= 64'h0;
|
|
badAddr_46 <= 64'h0;
|
|
badAddr_47 <= 64'h0;
|
|
badAddr_48 <= 64'h0;
|
|
badAddr_49 <= 64'h0;
|
|
badAddr_50 <= 64'h0;
|
|
badAddr_51 <= 64'h0;
|
|
badAddr_52 <= 64'h0;
|
|
badAddr_53 <= 64'h0;
|
|
badAddr_54 <= 64'h0;
|
|
badAddr_55 <= 64'h0;
|
|
badAddr_56 <= 64'h0;
|
|
badAddr_57 <= 64'h0;
|
|
badAddr_58 <= 64'h0;
|
|
badAddr_59 <= 64'h0;
|
|
badAddr_60 <= 64'h0;
|
|
badAddr_61 <= 64'h0;
|
|
badAddr_62 <= 64'h0;
|
|
badAddr_63 <= 64'h0;
|
|
branchMispredict_0 <= 1'h0;
|
|
branchMispredict_1 <= 1'h0;
|
|
branchMispredict_2 <= 1'h0;
|
|
branchMispredict_3 <= 1'h0;
|
|
branchMispredict_4 <= 1'h0;
|
|
branchMispredict_5 <= 1'h0;
|
|
branchMispredict_6 <= 1'h0;
|
|
branchMispredict_7 <= 1'h0;
|
|
branchMispredict_8 <= 1'h0;
|
|
branchMispredict_9 <= 1'h0;
|
|
branchMispredict_10 <= 1'h0;
|
|
branchMispredict_11 <= 1'h0;
|
|
branchMispredict_12 <= 1'h0;
|
|
branchMispredict_13 <= 1'h0;
|
|
branchMispredict_14 <= 1'h0;
|
|
branchMispredict_15 <= 1'h0;
|
|
branchMispredict_16 <= 1'h0;
|
|
branchMispredict_17 <= 1'h0;
|
|
branchMispredict_18 <= 1'h0;
|
|
branchMispredict_19 <= 1'h0;
|
|
branchMispredict_20 <= 1'h0;
|
|
branchMispredict_21 <= 1'h0;
|
|
branchMispredict_22 <= 1'h0;
|
|
branchMispredict_23 <= 1'h0;
|
|
branchMispredict_24 <= 1'h0;
|
|
branchMispredict_25 <= 1'h0;
|
|
branchMispredict_26 <= 1'h0;
|
|
branchMispredict_27 <= 1'h0;
|
|
branchMispredict_28 <= 1'h0;
|
|
branchMispredict_29 <= 1'h0;
|
|
branchMispredict_30 <= 1'h0;
|
|
branchMispredict_31 <= 1'h0;
|
|
branchMispredict_32 <= 1'h0;
|
|
branchMispredict_33 <= 1'h0;
|
|
branchMispredict_34 <= 1'h0;
|
|
branchMispredict_35 <= 1'h0;
|
|
branchMispredict_36 <= 1'h0;
|
|
branchMispredict_37 <= 1'h0;
|
|
branchMispredict_38 <= 1'h0;
|
|
branchMispredict_39 <= 1'h0;
|
|
branchMispredict_40 <= 1'h0;
|
|
branchMispredict_41 <= 1'h0;
|
|
branchMispredict_42 <= 1'h0;
|
|
branchMispredict_43 <= 1'h0;
|
|
branchMispredict_44 <= 1'h0;
|
|
branchMispredict_45 <= 1'h0;
|
|
branchMispredict_46 <= 1'h0;
|
|
branchMispredict_47 <= 1'h0;
|
|
branchMispredict_48 <= 1'h0;
|
|
branchMispredict_49 <= 1'h0;
|
|
branchMispredict_50 <= 1'h0;
|
|
branchMispredict_51 <= 1'h0;
|
|
branchMispredict_52 <= 1'h0;
|
|
branchMispredict_53 <= 1'h0;
|
|
branchMispredict_54 <= 1'h0;
|
|
branchMispredict_55 <= 1'h0;
|
|
branchMispredict_56 <= 1'h0;
|
|
branchMispredict_57 <= 1'h0;
|
|
branchMispredict_58 <= 1'h0;
|
|
branchMispredict_59 <= 1'h0;
|
|
branchMispredict_60 <= 1'h0;
|
|
branchMispredict_61 <= 1'h0;
|
|
branchMispredict_62 <= 1'h0;
|
|
branchMispredict_63 <= 1'h0;
|
|
redirectPc_0 <= 64'h0;
|
|
redirectPc_1 <= 64'h0;
|
|
redirectPc_2 <= 64'h0;
|
|
redirectPc_3 <= 64'h0;
|
|
redirectPc_4 <= 64'h0;
|
|
redirectPc_5 <= 64'h0;
|
|
redirectPc_6 <= 64'h0;
|
|
redirectPc_7 <= 64'h0;
|
|
redirectPc_8 <= 64'h0;
|
|
redirectPc_9 <= 64'h0;
|
|
redirectPc_10 <= 64'h0;
|
|
redirectPc_11 <= 64'h0;
|
|
redirectPc_12 <= 64'h0;
|
|
redirectPc_13 <= 64'h0;
|
|
redirectPc_14 <= 64'h0;
|
|
redirectPc_15 <= 64'h0;
|
|
redirectPc_16 <= 64'h0;
|
|
redirectPc_17 <= 64'h0;
|
|
redirectPc_18 <= 64'h0;
|
|
redirectPc_19 <= 64'h0;
|
|
redirectPc_20 <= 64'h0;
|
|
redirectPc_21 <= 64'h0;
|
|
redirectPc_22 <= 64'h0;
|
|
redirectPc_23 <= 64'h0;
|
|
redirectPc_24 <= 64'h0;
|
|
redirectPc_25 <= 64'h0;
|
|
redirectPc_26 <= 64'h0;
|
|
redirectPc_27 <= 64'h0;
|
|
redirectPc_28 <= 64'h0;
|
|
redirectPc_29 <= 64'h0;
|
|
redirectPc_30 <= 64'h0;
|
|
redirectPc_31 <= 64'h0;
|
|
redirectPc_32 <= 64'h0;
|
|
redirectPc_33 <= 64'h0;
|
|
redirectPc_34 <= 64'h0;
|
|
redirectPc_35 <= 64'h0;
|
|
redirectPc_36 <= 64'h0;
|
|
redirectPc_37 <= 64'h0;
|
|
redirectPc_38 <= 64'h0;
|
|
redirectPc_39 <= 64'h0;
|
|
redirectPc_40 <= 64'h0;
|
|
redirectPc_41 <= 64'h0;
|
|
redirectPc_42 <= 64'h0;
|
|
redirectPc_43 <= 64'h0;
|
|
redirectPc_44 <= 64'h0;
|
|
redirectPc_45 <= 64'h0;
|
|
redirectPc_46 <= 64'h0;
|
|
redirectPc_47 <= 64'h0;
|
|
redirectPc_48 <= 64'h0;
|
|
redirectPc_49 <= 64'h0;
|
|
redirectPc_50 <= 64'h0;
|
|
redirectPc_51 <= 64'h0;
|
|
redirectPc_52 <= 64'h0;
|
|
redirectPc_53 <= 64'h0;
|
|
redirectPc_54 <= 64'h0;
|
|
redirectPc_55 <= 64'h0;
|
|
redirectPc_56 <= 64'h0;
|
|
redirectPc_57 <= 64'h0;
|
|
redirectPc_58 <= 64'h0;
|
|
redirectPc_59 <= 64'h0;
|
|
redirectPc_60 <= 64'h0;
|
|
redirectPc_61 <= 64'h0;
|
|
redirectPc_62 <= 64'h0;
|
|
redirectPc_63 <= 64'h0;
|
|
csrValid_0 <= 1'h0;
|
|
csrValid_1 <= 1'h0;
|
|
csrValid_2 <= 1'h0;
|
|
csrValid_3 <= 1'h0;
|
|
csrValid_4 <= 1'h0;
|
|
csrValid_5 <= 1'h0;
|
|
csrValid_6 <= 1'h0;
|
|
csrValid_7 <= 1'h0;
|
|
csrValid_8 <= 1'h0;
|
|
csrValid_9 <= 1'h0;
|
|
csrValid_10 <= 1'h0;
|
|
csrValid_11 <= 1'h0;
|
|
csrValid_12 <= 1'h0;
|
|
csrValid_13 <= 1'h0;
|
|
csrValid_14 <= 1'h0;
|
|
csrValid_15 <= 1'h0;
|
|
csrValid_16 <= 1'h0;
|
|
csrValid_17 <= 1'h0;
|
|
csrValid_18 <= 1'h0;
|
|
csrValid_19 <= 1'h0;
|
|
csrValid_20 <= 1'h0;
|
|
csrValid_21 <= 1'h0;
|
|
csrValid_22 <= 1'h0;
|
|
csrValid_23 <= 1'h0;
|
|
csrValid_24 <= 1'h0;
|
|
csrValid_25 <= 1'h0;
|
|
csrValid_26 <= 1'h0;
|
|
csrValid_27 <= 1'h0;
|
|
csrValid_28 <= 1'h0;
|
|
csrValid_29 <= 1'h0;
|
|
csrValid_30 <= 1'h0;
|
|
csrValid_31 <= 1'h0;
|
|
csrValid_32 <= 1'h0;
|
|
csrValid_33 <= 1'h0;
|
|
csrValid_34 <= 1'h0;
|
|
csrValid_35 <= 1'h0;
|
|
csrValid_36 <= 1'h0;
|
|
csrValid_37 <= 1'h0;
|
|
csrValid_38 <= 1'h0;
|
|
csrValid_39 <= 1'h0;
|
|
csrValid_40 <= 1'h0;
|
|
csrValid_41 <= 1'h0;
|
|
csrValid_42 <= 1'h0;
|
|
csrValid_43 <= 1'h0;
|
|
csrValid_44 <= 1'h0;
|
|
csrValid_45 <= 1'h0;
|
|
csrValid_46 <= 1'h0;
|
|
csrValid_47 <= 1'h0;
|
|
csrValid_48 <= 1'h0;
|
|
csrValid_49 <= 1'h0;
|
|
csrValid_50 <= 1'h0;
|
|
csrValid_51 <= 1'h0;
|
|
csrValid_52 <= 1'h0;
|
|
csrValid_53 <= 1'h0;
|
|
csrValid_54 <= 1'h0;
|
|
csrValid_55 <= 1'h0;
|
|
csrValid_56 <= 1'h0;
|
|
csrValid_57 <= 1'h0;
|
|
csrValid_58 <= 1'h0;
|
|
csrValid_59 <= 1'h0;
|
|
csrValid_60 <= 1'h0;
|
|
csrValid_61 <= 1'h0;
|
|
csrValid_62 <= 1'h0;
|
|
csrValid_63 <= 1'h0;
|
|
csrAddr_0 <= 12'h0;
|
|
csrAddr_1 <= 12'h0;
|
|
csrAddr_2 <= 12'h0;
|
|
csrAddr_3 <= 12'h0;
|
|
csrAddr_4 <= 12'h0;
|
|
csrAddr_5 <= 12'h0;
|
|
csrAddr_6 <= 12'h0;
|
|
csrAddr_7 <= 12'h0;
|
|
csrAddr_8 <= 12'h0;
|
|
csrAddr_9 <= 12'h0;
|
|
csrAddr_10 <= 12'h0;
|
|
csrAddr_11 <= 12'h0;
|
|
csrAddr_12 <= 12'h0;
|
|
csrAddr_13 <= 12'h0;
|
|
csrAddr_14 <= 12'h0;
|
|
csrAddr_15 <= 12'h0;
|
|
csrAddr_16 <= 12'h0;
|
|
csrAddr_17 <= 12'h0;
|
|
csrAddr_18 <= 12'h0;
|
|
csrAddr_19 <= 12'h0;
|
|
csrAddr_20 <= 12'h0;
|
|
csrAddr_21 <= 12'h0;
|
|
csrAddr_22 <= 12'h0;
|
|
csrAddr_23 <= 12'h0;
|
|
csrAddr_24 <= 12'h0;
|
|
csrAddr_25 <= 12'h0;
|
|
csrAddr_26 <= 12'h0;
|
|
csrAddr_27 <= 12'h0;
|
|
csrAddr_28 <= 12'h0;
|
|
csrAddr_29 <= 12'h0;
|
|
csrAddr_30 <= 12'h0;
|
|
csrAddr_31 <= 12'h0;
|
|
csrAddr_32 <= 12'h0;
|
|
csrAddr_33 <= 12'h0;
|
|
csrAddr_34 <= 12'h0;
|
|
csrAddr_35 <= 12'h0;
|
|
csrAddr_36 <= 12'h0;
|
|
csrAddr_37 <= 12'h0;
|
|
csrAddr_38 <= 12'h0;
|
|
csrAddr_39 <= 12'h0;
|
|
csrAddr_40 <= 12'h0;
|
|
csrAddr_41 <= 12'h0;
|
|
csrAddr_42 <= 12'h0;
|
|
csrAddr_43 <= 12'h0;
|
|
csrAddr_44 <= 12'h0;
|
|
csrAddr_45 <= 12'h0;
|
|
csrAddr_46 <= 12'h0;
|
|
csrAddr_47 <= 12'h0;
|
|
csrAddr_48 <= 12'h0;
|
|
csrAddr_49 <= 12'h0;
|
|
csrAddr_50 <= 12'h0;
|
|
csrAddr_51 <= 12'h0;
|
|
csrAddr_52 <= 12'h0;
|
|
csrAddr_53 <= 12'h0;
|
|
csrAddr_54 <= 12'h0;
|
|
csrAddr_55 <= 12'h0;
|
|
csrAddr_56 <= 12'h0;
|
|
csrAddr_57 <= 12'h0;
|
|
csrAddr_58 <= 12'h0;
|
|
csrAddr_59 <= 12'h0;
|
|
csrAddr_60 <= 12'h0;
|
|
csrAddr_61 <= 12'h0;
|
|
csrAddr_62 <= 12'h0;
|
|
csrAddr_63 <= 12'h0;
|
|
csrCmd_0 <= 3'h0;
|
|
csrCmd_1 <= 3'h0;
|
|
csrCmd_2 <= 3'h0;
|
|
csrCmd_3 <= 3'h0;
|
|
csrCmd_4 <= 3'h0;
|
|
csrCmd_5 <= 3'h0;
|
|
csrCmd_6 <= 3'h0;
|
|
csrCmd_7 <= 3'h0;
|
|
csrCmd_8 <= 3'h0;
|
|
csrCmd_9 <= 3'h0;
|
|
csrCmd_10 <= 3'h0;
|
|
csrCmd_11 <= 3'h0;
|
|
csrCmd_12 <= 3'h0;
|
|
csrCmd_13 <= 3'h0;
|
|
csrCmd_14 <= 3'h0;
|
|
csrCmd_15 <= 3'h0;
|
|
csrCmd_16 <= 3'h0;
|
|
csrCmd_17 <= 3'h0;
|
|
csrCmd_18 <= 3'h0;
|
|
csrCmd_19 <= 3'h0;
|
|
csrCmd_20 <= 3'h0;
|
|
csrCmd_21 <= 3'h0;
|
|
csrCmd_22 <= 3'h0;
|
|
csrCmd_23 <= 3'h0;
|
|
csrCmd_24 <= 3'h0;
|
|
csrCmd_25 <= 3'h0;
|
|
csrCmd_26 <= 3'h0;
|
|
csrCmd_27 <= 3'h0;
|
|
csrCmd_28 <= 3'h0;
|
|
csrCmd_29 <= 3'h0;
|
|
csrCmd_30 <= 3'h0;
|
|
csrCmd_31 <= 3'h0;
|
|
csrCmd_32 <= 3'h0;
|
|
csrCmd_33 <= 3'h0;
|
|
csrCmd_34 <= 3'h0;
|
|
csrCmd_35 <= 3'h0;
|
|
csrCmd_36 <= 3'h0;
|
|
csrCmd_37 <= 3'h0;
|
|
csrCmd_38 <= 3'h0;
|
|
csrCmd_39 <= 3'h0;
|
|
csrCmd_40 <= 3'h0;
|
|
csrCmd_41 <= 3'h0;
|
|
csrCmd_42 <= 3'h0;
|
|
csrCmd_43 <= 3'h0;
|
|
csrCmd_44 <= 3'h0;
|
|
csrCmd_45 <= 3'h0;
|
|
csrCmd_46 <= 3'h0;
|
|
csrCmd_47 <= 3'h0;
|
|
csrCmd_48 <= 3'h0;
|
|
csrCmd_49 <= 3'h0;
|
|
csrCmd_50 <= 3'h0;
|
|
csrCmd_51 <= 3'h0;
|
|
csrCmd_52 <= 3'h0;
|
|
csrCmd_53 <= 3'h0;
|
|
csrCmd_54 <= 3'h0;
|
|
csrCmd_55 <= 3'h0;
|
|
csrCmd_56 <= 3'h0;
|
|
csrCmd_57 <= 3'h0;
|
|
csrCmd_58 <= 3'h0;
|
|
csrCmd_59 <= 3'h0;
|
|
csrCmd_60 <= 3'h0;
|
|
csrCmd_61 <= 3'h0;
|
|
csrCmd_62 <= 3'h0;
|
|
csrCmd_63 <= 3'h0;
|
|
csrRs1_0 <= 64'h0;
|
|
csrRs1_1 <= 64'h0;
|
|
csrRs1_2 <= 64'h0;
|
|
csrRs1_3 <= 64'h0;
|
|
csrRs1_4 <= 64'h0;
|
|
csrRs1_5 <= 64'h0;
|
|
csrRs1_6 <= 64'h0;
|
|
csrRs1_7 <= 64'h0;
|
|
csrRs1_8 <= 64'h0;
|
|
csrRs1_9 <= 64'h0;
|
|
csrRs1_10 <= 64'h0;
|
|
csrRs1_11 <= 64'h0;
|
|
csrRs1_12 <= 64'h0;
|
|
csrRs1_13 <= 64'h0;
|
|
csrRs1_14 <= 64'h0;
|
|
csrRs1_15 <= 64'h0;
|
|
csrRs1_16 <= 64'h0;
|
|
csrRs1_17 <= 64'h0;
|
|
csrRs1_18 <= 64'h0;
|
|
csrRs1_19 <= 64'h0;
|
|
csrRs1_20 <= 64'h0;
|
|
csrRs1_21 <= 64'h0;
|
|
csrRs1_22 <= 64'h0;
|
|
csrRs1_23 <= 64'h0;
|
|
csrRs1_24 <= 64'h0;
|
|
csrRs1_25 <= 64'h0;
|
|
csrRs1_26 <= 64'h0;
|
|
csrRs1_27 <= 64'h0;
|
|
csrRs1_28 <= 64'h0;
|
|
csrRs1_29 <= 64'h0;
|
|
csrRs1_30 <= 64'h0;
|
|
csrRs1_31 <= 64'h0;
|
|
csrRs1_32 <= 64'h0;
|
|
csrRs1_33 <= 64'h0;
|
|
csrRs1_34 <= 64'h0;
|
|
csrRs1_35 <= 64'h0;
|
|
csrRs1_36 <= 64'h0;
|
|
csrRs1_37 <= 64'h0;
|
|
csrRs1_38 <= 64'h0;
|
|
csrRs1_39 <= 64'h0;
|
|
csrRs1_40 <= 64'h0;
|
|
csrRs1_41 <= 64'h0;
|
|
csrRs1_42 <= 64'h0;
|
|
csrRs1_43 <= 64'h0;
|
|
csrRs1_44 <= 64'h0;
|
|
csrRs1_45 <= 64'h0;
|
|
csrRs1_46 <= 64'h0;
|
|
csrRs1_47 <= 64'h0;
|
|
csrRs1_48 <= 64'h0;
|
|
csrRs1_49 <= 64'h0;
|
|
csrRs1_50 <= 64'h0;
|
|
csrRs1_51 <= 64'h0;
|
|
csrRs1_52 <= 64'h0;
|
|
csrRs1_53 <= 64'h0;
|
|
csrRs1_54 <= 64'h0;
|
|
csrRs1_55 <= 64'h0;
|
|
csrRs1_56 <= 64'h0;
|
|
csrRs1_57 <= 64'h0;
|
|
csrRs1_58 <= 64'h0;
|
|
csrRs1_59 <= 64'h0;
|
|
csrRs1_60 <= 64'h0;
|
|
csrRs1_61 <= 64'h0;
|
|
csrRs1_62 <= 64'h0;
|
|
csrRs1_63 <= 64'h0;
|
|
csrZimm_0 <= 5'h0;
|
|
csrZimm_1 <= 5'h0;
|
|
csrZimm_2 <= 5'h0;
|
|
csrZimm_3 <= 5'h0;
|
|
csrZimm_4 <= 5'h0;
|
|
csrZimm_5 <= 5'h0;
|
|
csrZimm_6 <= 5'h0;
|
|
csrZimm_7 <= 5'h0;
|
|
csrZimm_8 <= 5'h0;
|
|
csrZimm_9 <= 5'h0;
|
|
csrZimm_10 <= 5'h0;
|
|
csrZimm_11 <= 5'h0;
|
|
csrZimm_12 <= 5'h0;
|
|
csrZimm_13 <= 5'h0;
|
|
csrZimm_14 <= 5'h0;
|
|
csrZimm_15 <= 5'h0;
|
|
csrZimm_16 <= 5'h0;
|
|
csrZimm_17 <= 5'h0;
|
|
csrZimm_18 <= 5'h0;
|
|
csrZimm_19 <= 5'h0;
|
|
csrZimm_20 <= 5'h0;
|
|
csrZimm_21 <= 5'h0;
|
|
csrZimm_22 <= 5'h0;
|
|
csrZimm_23 <= 5'h0;
|
|
csrZimm_24 <= 5'h0;
|
|
csrZimm_25 <= 5'h0;
|
|
csrZimm_26 <= 5'h0;
|
|
csrZimm_27 <= 5'h0;
|
|
csrZimm_28 <= 5'h0;
|
|
csrZimm_29 <= 5'h0;
|
|
csrZimm_30 <= 5'h0;
|
|
csrZimm_31 <= 5'h0;
|
|
csrZimm_32 <= 5'h0;
|
|
csrZimm_33 <= 5'h0;
|
|
csrZimm_34 <= 5'h0;
|
|
csrZimm_35 <= 5'h0;
|
|
csrZimm_36 <= 5'h0;
|
|
csrZimm_37 <= 5'h0;
|
|
csrZimm_38 <= 5'h0;
|
|
csrZimm_39 <= 5'h0;
|
|
csrZimm_40 <= 5'h0;
|
|
csrZimm_41 <= 5'h0;
|
|
csrZimm_42 <= 5'h0;
|
|
csrZimm_43 <= 5'h0;
|
|
csrZimm_44 <= 5'h0;
|
|
csrZimm_45 <= 5'h0;
|
|
csrZimm_46 <= 5'h0;
|
|
csrZimm_47 <= 5'h0;
|
|
csrZimm_48 <= 5'h0;
|
|
csrZimm_49 <= 5'h0;
|
|
csrZimm_50 <= 5'h0;
|
|
csrZimm_51 <= 5'h0;
|
|
csrZimm_52 <= 5'h0;
|
|
csrZimm_53 <= 5'h0;
|
|
csrZimm_54 <= 5'h0;
|
|
csrZimm_55 <= 5'h0;
|
|
csrZimm_56 <= 5'h0;
|
|
csrZimm_57 <= 5'h0;
|
|
csrZimm_58 <= 5'h0;
|
|
csrZimm_59 <= 5'h0;
|
|
csrZimm_60 <= 5'h0;
|
|
csrZimm_61 <= 5'h0;
|
|
csrZimm_62 <= 5'h0;
|
|
csrZimm_63 <= 5'h0;
|
|
head <= 6'h0;
|
|
tail <= 6'h0;
|
|
count <= 7'h0;
|
|
end
|
|
else begin
|
|
automatic logic _GEN_17;
|
|
automatic logic _GEN_18;
|
|
automatic logic _GEN_19;
|
|
automatic logic _GEN_20;
|
|
automatic logic _GEN_21;
|
|
automatic logic _GEN_22;
|
|
automatic logic _GEN_23;
|
|
automatic logic _GEN_24;
|
|
automatic logic _GEN_25;
|
|
automatic logic _GEN_26;
|
|
automatic logic _GEN_27;
|
|
automatic logic _GEN_28;
|
|
automatic logic _GEN_29;
|
|
automatic logic _GEN_30;
|
|
automatic logic _GEN_31;
|
|
automatic logic _GEN_32;
|
|
automatic logic _GEN_33;
|
|
automatic logic _GEN_34;
|
|
automatic logic _GEN_35;
|
|
automatic logic _GEN_36;
|
|
automatic logic _GEN_37;
|
|
automatic logic _GEN_38;
|
|
automatic logic _GEN_39;
|
|
automatic logic _GEN_40;
|
|
automatic logic _GEN_41;
|
|
automatic logic _GEN_42;
|
|
automatic logic _GEN_43;
|
|
automatic logic _GEN_44;
|
|
automatic logic _GEN_45;
|
|
automatic logic _GEN_46;
|
|
automatic logic _GEN_47;
|
|
automatic logic _GEN_48;
|
|
automatic logic _GEN_49;
|
|
automatic logic _GEN_50;
|
|
automatic logic _GEN_51;
|
|
automatic logic _GEN_52;
|
|
automatic logic _GEN_53;
|
|
automatic logic _GEN_54;
|
|
automatic logic _GEN_55;
|
|
automatic logic _GEN_56;
|
|
automatic logic _GEN_57;
|
|
automatic logic _GEN_58;
|
|
automatic logic _GEN_59;
|
|
automatic logic _GEN_60;
|
|
automatic logic _GEN_61;
|
|
automatic logic _GEN_62;
|
|
automatic logic _GEN_63;
|
|
automatic logic _GEN_64;
|
|
automatic logic _GEN_65;
|
|
automatic logic _GEN_66;
|
|
automatic logic _GEN_67;
|
|
automatic logic _GEN_68;
|
|
automatic logic _GEN_69;
|
|
automatic logic _GEN_70;
|
|
automatic logic _GEN_71;
|
|
automatic logic _GEN_72;
|
|
automatic logic _GEN_73;
|
|
automatic logic _GEN_74;
|
|
automatic logic _GEN_75;
|
|
automatic logic _GEN_76;
|
|
automatic logic _GEN_77;
|
|
automatic logic _GEN_78;
|
|
automatic logic _GEN_79;
|
|
automatic logic _GEN_80;
|
|
automatic logic _GEN_81;
|
|
automatic logic _GEN_82;
|
|
automatic logic _GEN_83;
|
|
automatic logic _GEN_84;
|
|
automatic logic _GEN_85;
|
|
automatic logic _GEN_86;
|
|
automatic logic _GEN_87;
|
|
automatic logic _GEN_88;
|
|
automatic logic _GEN_89;
|
|
automatic logic _GEN_90;
|
|
automatic logic _GEN_91;
|
|
automatic logic _GEN_92;
|
|
automatic logic _GEN_93;
|
|
automatic logic _GEN_94;
|
|
automatic logic _GEN_95;
|
|
automatic logic _GEN_96;
|
|
automatic logic _GEN_97;
|
|
automatic logic _GEN_98;
|
|
automatic logic _GEN_99;
|
|
automatic logic _GEN_100;
|
|
automatic logic _GEN_101;
|
|
automatic logic _GEN_102;
|
|
automatic logic _GEN_103;
|
|
automatic logic _GEN_104;
|
|
automatic logic _GEN_105;
|
|
automatic logic _GEN_106;
|
|
automatic logic _GEN_107;
|
|
automatic logic _GEN_108;
|
|
automatic logic _GEN_109;
|
|
automatic logic _GEN_110;
|
|
automatic logic _GEN_111;
|
|
automatic logic _GEN_112;
|
|
automatic logic _GEN_113;
|
|
automatic logic _GEN_114;
|
|
automatic logic _GEN_115;
|
|
automatic logic _GEN_116;
|
|
automatic logic _GEN_117;
|
|
automatic logic _GEN_118;
|
|
automatic logic _GEN_119;
|
|
automatic logic _GEN_120;
|
|
automatic logic _GEN_121;
|
|
automatic logic _GEN_122;
|
|
automatic logic _GEN_123;
|
|
automatic logic _GEN_124;
|
|
automatic logic _GEN_125;
|
|
automatic logic _GEN_126;
|
|
automatic logic _GEN_127;
|
|
automatic logic _GEN_128;
|
|
automatic logic _GEN_129;
|
|
automatic logic _GEN_130;
|
|
automatic logic _GEN_131;
|
|
automatic logic _GEN_132;
|
|
automatic logic _GEN_133;
|
|
automatic logic _GEN_134;
|
|
automatic logic _GEN_135;
|
|
automatic logic _GEN_136;
|
|
automatic logic _GEN_137;
|
|
automatic logic _GEN_138;
|
|
automatic logic _GEN_139;
|
|
automatic logic _GEN_140;
|
|
automatic logic _GEN_141;
|
|
automatic logic _GEN_142;
|
|
automatic logic _GEN_143;
|
|
automatic logic _GEN_144;
|
|
automatic logic _GEN_145;
|
|
automatic logic _GEN_146;
|
|
automatic logic _GEN_147;
|
|
automatic logic _GEN_148;
|
|
automatic logic _GEN_149;
|
|
automatic logic _GEN_150;
|
|
automatic logic _GEN_151;
|
|
automatic logic _GEN_152;
|
|
automatic logic _GEN_153;
|
|
automatic logic _GEN_154;
|
|
automatic logic _GEN_155;
|
|
automatic logic _GEN_156;
|
|
automatic logic _GEN_157;
|
|
automatic logic _GEN_158;
|
|
automatic logic _GEN_159;
|
|
automatic logic _GEN_160;
|
|
automatic logic _GEN_161;
|
|
automatic logic _GEN_162;
|
|
automatic logic _GEN_163;
|
|
automatic logic _GEN_164;
|
|
automatic logic _GEN_165;
|
|
automatic logic _GEN_166;
|
|
automatic logic _GEN_167;
|
|
automatic logic _GEN_168;
|
|
automatic logic _GEN_169;
|
|
automatic logic _GEN_170;
|
|
automatic logic _GEN_171;
|
|
automatic logic _GEN_172;
|
|
automatic logic _GEN_173;
|
|
automatic logic _GEN_174;
|
|
automatic logic _GEN_175;
|
|
automatic logic _GEN_176;
|
|
automatic logic _GEN_177;
|
|
automatic logic _GEN_178;
|
|
automatic logic _GEN_179;
|
|
automatic logic _GEN_180;
|
|
automatic logic _GEN_181;
|
|
automatic logic _GEN_182;
|
|
automatic logic _GEN_183;
|
|
automatic logic _GEN_184;
|
|
automatic logic _GEN_185;
|
|
automatic logic _GEN_186;
|
|
automatic logic _GEN_187;
|
|
automatic logic _GEN_188;
|
|
automatic logic _GEN_189;
|
|
automatic logic _GEN_190;
|
|
automatic logic _GEN_191;
|
|
automatic logic _GEN_192;
|
|
automatic logic _GEN_193;
|
|
automatic logic _GEN_194;
|
|
automatic logic _GEN_195;
|
|
automatic logic _GEN_196;
|
|
automatic logic _GEN_197;
|
|
automatic logic _GEN_198;
|
|
automatic logic _GEN_199;
|
|
automatic logic _GEN_200;
|
|
automatic logic _GEN_201;
|
|
automatic logic _GEN_202;
|
|
automatic logic _GEN_203;
|
|
automatic logic _GEN_204;
|
|
automatic logic _GEN_205;
|
|
automatic logic _GEN_206;
|
|
automatic logic _GEN_207;
|
|
automatic logic _GEN_208;
|
|
automatic logic _GEN_209;
|
|
automatic logic _GEN_210;
|
|
automatic logic _GEN_211;
|
|
automatic logic _GEN_212;
|
|
automatic logic _GEN_213;
|
|
automatic logic _GEN_214;
|
|
automatic logic _GEN_215;
|
|
automatic logic _GEN_216;
|
|
automatic logic _GEN_217;
|
|
automatic logic _GEN_218;
|
|
automatic logic _GEN_219;
|
|
automatic logic _GEN_220;
|
|
automatic logic _GEN_221;
|
|
automatic logic _GEN_222;
|
|
automatic logic _GEN_223;
|
|
automatic logic _GEN_224;
|
|
automatic logic _GEN_225;
|
|
automatic logic _GEN_226;
|
|
automatic logic _GEN_227;
|
|
automatic logic _GEN_228;
|
|
automatic logic _GEN_229;
|
|
automatic logic _GEN_230;
|
|
automatic logic _GEN_231;
|
|
automatic logic _GEN_232;
|
|
automatic logic _GEN_233;
|
|
automatic logic _GEN_234;
|
|
automatic logic _GEN_235;
|
|
automatic logic _GEN_236;
|
|
automatic logic _GEN_237;
|
|
automatic logic _GEN_238;
|
|
automatic logic _GEN_239;
|
|
automatic logic _GEN_240;
|
|
automatic logic _GEN_241;
|
|
automatic logic _GEN_242;
|
|
automatic logic _GEN_243;
|
|
automatic logic _GEN_244;
|
|
automatic logic _GEN_245;
|
|
automatic logic _GEN_246;
|
|
automatic logic _GEN_247;
|
|
automatic logic _GEN_248;
|
|
automatic logic _GEN_249;
|
|
automatic logic _GEN_250;
|
|
automatic logic _GEN_251;
|
|
automatic logic _GEN_252;
|
|
automatic logic _GEN_253;
|
|
automatic logic _GEN_254;
|
|
automatic logic _GEN_255;
|
|
automatic logic _GEN_256;
|
|
automatic logic _GEN_257;
|
|
automatic logic _GEN_258;
|
|
automatic logic _GEN_259;
|
|
automatic logic _GEN_260;
|
|
automatic logic _GEN_261;
|
|
automatic logic _GEN_262;
|
|
automatic logic _GEN_263;
|
|
automatic logic _GEN_264;
|
|
automatic logic _GEN_265;
|
|
automatic logic _GEN_266;
|
|
automatic logic _GEN_267;
|
|
automatic logic _GEN_268;
|
|
automatic logic _GEN_269;
|
|
automatic logic _GEN_270;
|
|
automatic logic _GEN_271;
|
|
automatic logic _GEN_272;
|
|
automatic logic _GEN_273;
|
|
automatic logic _GEN_274;
|
|
automatic logic _GEN_275;
|
|
automatic logic _GEN_276;
|
|
automatic logic _GEN_277;
|
|
automatic logic _GEN_278;
|
|
automatic logic _GEN_279;
|
|
automatic logic _GEN_280;
|
|
automatic logic _GEN_281;
|
|
automatic logic _GEN_282;
|
|
automatic logic _GEN_283;
|
|
automatic logic _GEN_284;
|
|
automatic logic _GEN_285;
|
|
automatic logic _GEN_286;
|
|
automatic logic _GEN_287;
|
|
automatic logic _GEN_288;
|
|
automatic logic _GEN_289;
|
|
automatic logic _GEN_290;
|
|
automatic logic _GEN_291;
|
|
automatic logic _GEN_292;
|
|
automatic logic _GEN_293;
|
|
automatic logic _GEN_294;
|
|
automatic logic _GEN_295;
|
|
automatic logic _GEN_296;
|
|
automatic logic _GEN_297;
|
|
automatic logic _GEN_298;
|
|
automatic logic _GEN_299;
|
|
automatic logic _GEN_300;
|
|
automatic logic _GEN_301;
|
|
automatic logic _GEN_302;
|
|
automatic logic _GEN_303;
|
|
automatic logic _GEN_304;
|
|
automatic logic _GEN_305;
|
|
automatic logic _GEN_306;
|
|
automatic logic _GEN_307;
|
|
automatic logic _GEN_308;
|
|
automatic logic _GEN_309;
|
|
automatic logic _GEN_310;
|
|
automatic logic _GEN_311;
|
|
automatic logic _GEN_312;
|
|
automatic logic _GEN_313;
|
|
automatic logic _GEN_314;
|
|
automatic logic _GEN_315;
|
|
automatic logic _GEN_316;
|
|
automatic logic _GEN_317;
|
|
automatic logic _GEN_318;
|
|
automatic logic _GEN_319;
|
|
automatic logic _GEN_320;
|
|
automatic logic _GEN_321;
|
|
automatic logic _GEN_322;
|
|
automatic logic _GEN_323;
|
|
automatic logic _GEN_324;
|
|
automatic logic _GEN_325;
|
|
automatic logic _GEN_326;
|
|
automatic logic _GEN_327;
|
|
automatic logic _GEN_328;
|
|
automatic logic _GEN_329;
|
|
automatic logic _GEN_330;
|
|
automatic logic _GEN_331;
|
|
automatic logic _GEN_332;
|
|
automatic logic _GEN_333;
|
|
automatic logic _GEN_334;
|
|
automatic logic _GEN_335;
|
|
automatic logic _GEN_336;
|
|
automatic logic _GEN_337;
|
|
automatic logic _GEN_338;
|
|
automatic logic _GEN_339;
|
|
automatic logic _GEN_340;
|
|
automatic logic _GEN_341;
|
|
automatic logic _GEN_342;
|
|
automatic logic _GEN_343;
|
|
automatic logic _GEN_344;
|
|
automatic logic _GEN_345;
|
|
automatic logic _GEN_346;
|
|
automatic logic _GEN_347;
|
|
automatic logic _GEN_348;
|
|
automatic logic _GEN_349;
|
|
automatic logic _GEN_350;
|
|
automatic logic _GEN_351;
|
|
automatic logic _GEN_352;
|
|
automatic logic _GEN_353;
|
|
automatic logic _GEN_354;
|
|
automatic logic _GEN_355;
|
|
automatic logic _GEN_356;
|
|
automatic logic _GEN_357;
|
|
automatic logic _GEN_358;
|
|
automatic logic _GEN_359;
|
|
automatic logic _GEN_360;
|
|
automatic logic _GEN_361;
|
|
automatic logic _GEN_362;
|
|
automatic logic _GEN_363;
|
|
automatic logic _GEN_364;
|
|
automatic logic _GEN_365;
|
|
automatic logic _GEN_366;
|
|
automatic logic _GEN_367;
|
|
automatic logic _GEN_368;
|
|
automatic logic _GEN_369;
|
|
automatic logic _GEN_370;
|
|
automatic logic _GEN_371;
|
|
automatic logic _GEN_372;
|
|
automatic logic _GEN_373;
|
|
automatic logic _GEN_374;
|
|
automatic logic _GEN_375;
|
|
automatic logic _GEN_376;
|
|
automatic logic _GEN_377;
|
|
automatic logic _GEN_378;
|
|
automatic logic _GEN_379;
|
|
automatic logic _GEN_380;
|
|
automatic logic _GEN_381;
|
|
automatic logic _GEN_382;
|
|
automatic logic _GEN_383;
|
|
automatic logic _GEN_384;
|
|
automatic logic _GEN_385;
|
|
automatic logic _GEN_386;
|
|
automatic logic _GEN_387;
|
|
automatic logic _GEN_388;
|
|
automatic logic _GEN_389;
|
|
automatic logic _GEN_390;
|
|
automatic logic _GEN_391;
|
|
automatic logic _GEN_392;
|
|
automatic logic _GEN_393;
|
|
automatic logic _GEN_394;
|
|
automatic logic _GEN_395;
|
|
automatic logic _GEN_396;
|
|
automatic logic _GEN_397;
|
|
automatic logic _GEN_398;
|
|
automatic logic _GEN_399;
|
|
automatic logic _GEN_400;
|
|
automatic logic _GEN_401;
|
|
automatic logic _GEN_402;
|
|
automatic logic _GEN_403;
|
|
automatic logic _GEN_404;
|
|
automatic logic _GEN_405;
|
|
automatic logic _GEN_406;
|
|
automatic logic _GEN_407;
|
|
automatic logic _GEN_408;
|
|
automatic logic _GEN_409;
|
|
automatic logic _GEN_410;
|
|
automatic logic _GEN_411;
|
|
automatic logic _GEN_412;
|
|
automatic logic _GEN_413;
|
|
automatic logic _GEN_414;
|
|
automatic logic _GEN_415;
|
|
automatic logic _GEN_416;
|
|
automatic logic _GEN_417;
|
|
automatic logic _GEN_418;
|
|
automatic logic _GEN_419;
|
|
automatic logic _GEN_420;
|
|
automatic logic _GEN_421;
|
|
automatic logic _GEN_422;
|
|
automatic logic _GEN_423;
|
|
automatic logic _GEN_424;
|
|
automatic logic _GEN_425;
|
|
automatic logic _GEN_426;
|
|
automatic logic _GEN_427;
|
|
automatic logic _GEN_428;
|
|
automatic logic _GEN_429;
|
|
automatic logic _GEN_430;
|
|
automatic logic _GEN_431;
|
|
automatic logic _GEN_432;
|
|
automatic logic _GEN_433;
|
|
automatic logic _GEN_434;
|
|
automatic logic _GEN_435;
|
|
automatic logic _GEN_436;
|
|
automatic logic _GEN_437;
|
|
automatic logic _GEN_438;
|
|
automatic logic _GEN_439;
|
|
automatic logic _GEN_440;
|
|
automatic logic _GEN_441;
|
|
automatic logic _GEN_442;
|
|
automatic logic _GEN_443;
|
|
automatic logic _GEN_444;
|
|
automatic logic _GEN_445;
|
|
automatic logic _GEN_446;
|
|
automatic logic _GEN_447;
|
|
automatic logic _GEN_448;
|
|
automatic logic _GEN_449;
|
|
automatic logic _GEN_450;
|
|
automatic logic _GEN_451;
|
|
automatic logic _GEN_452;
|
|
automatic logic _GEN_453;
|
|
automatic logic _GEN_454;
|
|
automatic logic _GEN_455;
|
|
automatic logic _GEN_456;
|
|
automatic logic _GEN_457;
|
|
automatic logic _GEN_458;
|
|
automatic logic _GEN_459;
|
|
automatic logic _GEN_460;
|
|
automatic logic _GEN_461;
|
|
automatic logic _GEN_462;
|
|
automatic logic _GEN_463;
|
|
automatic logic _GEN_464;
|
|
automatic logic _GEN_465 = io_completeIdx_1 == 6'h0;
|
|
automatic logic _GEN_466 = io_completeIdx_1 == 6'h1;
|
|
automatic logic _GEN_467 = io_completeIdx_1 == 6'h2;
|
|
automatic logic _GEN_468 = io_completeIdx_1 == 6'h3;
|
|
automatic logic _GEN_469 = io_completeIdx_1 == 6'h4;
|
|
automatic logic _GEN_470 = io_completeIdx_1 == 6'h5;
|
|
automatic logic _GEN_471 = io_completeIdx_1 == 6'h6;
|
|
automatic logic _GEN_472 = io_completeIdx_1 == 6'h7;
|
|
automatic logic _GEN_473 = io_completeIdx_1 == 6'h8;
|
|
automatic logic _GEN_474 = io_completeIdx_1 == 6'h9;
|
|
automatic logic _GEN_475 = io_completeIdx_1 == 6'hA;
|
|
automatic logic _GEN_476 = io_completeIdx_1 == 6'hB;
|
|
automatic logic _GEN_477 = io_completeIdx_1 == 6'hC;
|
|
automatic logic _GEN_478 = io_completeIdx_1 == 6'hD;
|
|
automatic logic _GEN_479 = io_completeIdx_1 == 6'hE;
|
|
automatic logic _GEN_480 = io_completeIdx_1 == 6'hF;
|
|
automatic logic _GEN_481 = io_completeIdx_1 == 6'h10;
|
|
automatic logic _GEN_482 = io_completeIdx_1 == 6'h11;
|
|
automatic logic _GEN_483 = io_completeIdx_1 == 6'h12;
|
|
automatic logic _GEN_484 = io_completeIdx_1 == 6'h13;
|
|
automatic logic _GEN_485 = io_completeIdx_1 == 6'h14;
|
|
automatic logic _GEN_486 = io_completeIdx_1 == 6'h15;
|
|
automatic logic _GEN_487 = io_completeIdx_1 == 6'h16;
|
|
automatic logic _GEN_488 = io_completeIdx_1 == 6'h17;
|
|
automatic logic _GEN_489 = io_completeIdx_1 == 6'h18;
|
|
automatic logic _GEN_490 = io_completeIdx_1 == 6'h19;
|
|
automatic logic _GEN_491 = io_completeIdx_1 == 6'h1A;
|
|
automatic logic _GEN_492 = io_completeIdx_1 == 6'h1B;
|
|
automatic logic _GEN_493 = io_completeIdx_1 == 6'h1C;
|
|
automatic logic _GEN_494 = io_completeIdx_1 == 6'h1D;
|
|
automatic logic _GEN_495 = io_completeIdx_1 == 6'h1E;
|
|
automatic logic _GEN_496 = io_completeIdx_1 == 6'h1F;
|
|
automatic logic _GEN_497 = io_completeIdx_1 == 6'h20;
|
|
automatic logic _GEN_498 = io_completeIdx_1 == 6'h21;
|
|
automatic logic _GEN_499 = io_completeIdx_1 == 6'h22;
|
|
automatic logic _GEN_500 = io_completeIdx_1 == 6'h23;
|
|
automatic logic _GEN_501 = io_completeIdx_1 == 6'h24;
|
|
automatic logic _GEN_502 = io_completeIdx_1 == 6'h25;
|
|
automatic logic _GEN_503 = io_completeIdx_1 == 6'h26;
|
|
automatic logic _GEN_504 = io_completeIdx_1 == 6'h27;
|
|
automatic logic _GEN_505 = io_completeIdx_1 == 6'h28;
|
|
automatic logic _GEN_506 = io_completeIdx_1 == 6'h29;
|
|
automatic logic _GEN_507 = io_completeIdx_1 == 6'h2A;
|
|
automatic logic _GEN_508 = io_completeIdx_1 == 6'h2B;
|
|
automatic logic _GEN_509 = io_completeIdx_1 == 6'h2C;
|
|
automatic logic _GEN_510 = io_completeIdx_1 == 6'h2D;
|
|
automatic logic _GEN_511 = io_completeIdx_1 == 6'h2E;
|
|
automatic logic _GEN_512 = io_completeIdx_1 == 6'h2F;
|
|
automatic logic _GEN_513 = io_completeIdx_1 == 6'h30;
|
|
automatic logic _GEN_514 = io_completeIdx_1 == 6'h31;
|
|
automatic logic _GEN_515 = io_completeIdx_1 == 6'h32;
|
|
automatic logic _GEN_516 = io_completeIdx_1 == 6'h33;
|
|
automatic logic _GEN_517 = io_completeIdx_1 == 6'h34;
|
|
automatic logic _GEN_518 = io_completeIdx_1 == 6'h35;
|
|
automatic logic _GEN_519 = io_completeIdx_1 == 6'h36;
|
|
automatic logic _GEN_520 = io_completeIdx_1 == 6'h37;
|
|
automatic logic _GEN_521 = io_completeIdx_1 == 6'h38;
|
|
automatic logic _GEN_522 = io_completeIdx_1 == 6'h39;
|
|
automatic logic _GEN_523 = io_completeIdx_1 == 6'h3A;
|
|
automatic logic _GEN_524 = io_completeIdx_1 == 6'h3B;
|
|
automatic logic _GEN_525 = io_completeIdx_1 == 6'h3C;
|
|
automatic logic _GEN_526 = io_completeIdx_1 == 6'h3D;
|
|
automatic logic _GEN_527 = io_completeIdx_1 == 6'h3E;
|
|
automatic logic _GEN_528;
|
|
automatic logic _GEN_529;
|
|
automatic logic _GEN_530;
|
|
automatic logic _GEN_531;
|
|
automatic logic _GEN_532;
|
|
automatic logic _GEN_533;
|
|
automatic logic _GEN_534;
|
|
automatic logic _GEN_535;
|
|
automatic logic _GEN_536;
|
|
automatic logic _GEN_537;
|
|
automatic logic _GEN_538;
|
|
automatic logic _GEN_539;
|
|
automatic logic _GEN_540;
|
|
automatic logic _GEN_541;
|
|
automatic logic _GEN_542;
|
|
automatic logic _GEN_543;
|
|
automatic logic _GEN_544;
|
|
automatic logic _GEN_545;
|
|
automatic logic _GEN_546;
|
|
automatic logic _GEN_547;
|
|
automatic logic _GEN_548;
|
|
automatic logic _GEN_549;
|
|
automatic logic _GEN_550;
|
|
automatic logic _GEN_551;
|
|
automatic logic _GEN_552;
|
|
automatic logic _GEN_553;
|
|
automatic logic _GEN_554;
|
|
automatic logic _GEN_555;
|
|
automatic logic _GEN_556;
|
|
automatic logic _GEN_557;
|
|
automatic logic _GEN_558;
|
|
automatic logic _GEN_559;
|
|
automatic logic _GEN_560;
|
|
automatic logic _GEN_561;
|
|
automatic logic _GEN_562;
|
|
automatic logic _GEN_563;
|
|
automatic logic _GEN_564;
|
|
automatic logic _GEN_565;
|
|
automatic logic _GEN_566;
|
|
automatic logic _GEN_567;
|
|
automatic logic _GEN_568;
|
|
automatic logic _GEN_569;
|
|
automatic logic _GEN_570;
|
|
automatic logic _GEN_571;
|
|
automatic logic _GEN_572;
|
|
automatic logic _GEN_573;
|
|
automatic logic _GEN_574;
|
|
automatic logic _GEN_575;
|
|
automatic logic _GEN_576;
|
|
automatic logic _GEN_577;
|
|
automatic logic _GEN_578;
|
|
automatic logic _GEN_579;
|
|
automatic logic _GEN_580;
|
|
automatic logic _GEN_581;
|
|
automatic logic _GEN_582;
|
|
automatic logic _GEN_583;
|
|
automatic logic _GEN_584;
|
|
automatic logic _GEN_585;
|
|
automatic logic _GEN_586;
|
|
automatic logic _GEN_587;
|
|
automatic logic _GEN_588;
|
|
automatic logic _GEN_589;
|
|
automatic logic _GEN_590;
|
|
automatic logic _GEN_591;
|
|
automatic logic commit0;
|
|
automatic logic commit1;
|
|
automatic logic _GEN_592;
|
|
automatic logic _GEN_593;
|
|
automatic logic _GEN_594;
|
|
automatic logic _GEN_595;
|
|
automatic logic _GEN_596;
|
|
automatic logic _GEN_597;
|
|
automatic logic _GEN_598;
|
|
automatic logic _GEN_599;
|
|
automatic logic _GEN_600;
|
|
automatic logic _GEN_601;
|
|
automatic logic _GEN_602;
|
|
automatic logic _GEN_603;
|
|
automatic logic _GEN_604;
|
|
automatic logic _GEN_605;
|
|
automatic logic _GEN_606;
|
|
automatic logic _GEN_607;
|
|
automatic logic _GEN_608;
|
|
automatic logic _GEN_609;
|
|
automatic logic _GEN_610;
|
|
automatic logic _GEN_611;
|
|
automatic logic _GEN_612;
|
|
automatic logic _GEN_613;
|
|
automatic logic _GEN_614;
|
|
automatic logic _GEN_615;
|
|
automatic logic _GEN_616;
|
|
automatic logic _GEN_617;
|
|
automatic logic _GEN_618;
|
|
automatic logic _GEN_619;
|
|
automatic logic _GEN_620;
|
|
automatic logic _GEN_621;
|
|
automatic logic _GEN_622;
|
|
automatic logic _GEN_623;
|
|
automatic logic _GEN_624;
|
|
automatic logic _GEN_625;
|
|
automatic logic _GEN_626;
|
|
automatic logic _GEN_627;
|
|
automatic logic _GEN_628;
|
|
automatic logic _GEN_629;
|
|
automatic logic _GEN_630;
|
|
automatic logic _GEN_631;
|
|
automatic logic _GEN_632;
|
|
automatic logic _GEN_633;
|
|
automatic logic _GEN_634;
|
|
automatic logic _GEN_635;
|
|
automatic logic _GEN_636;
|
|
automatic logic _GEN_637;
|
|
automatic logic _GEN_638;
|
|
automatic logic _GEN_639;
|
|
automatic logic _GEN_640;
|
|
automatic logic _GEN_641;
|
|
automatic logic _GEN_642;
|
|
automatic logic _GEN_643;
|
|
automatic logic _GEN_644;
|
|
automatic logic _GEN_645;
|
|
automatic logic _GEN_646;
|
|
automatic logic _GEN_647;
|
|
automatic logic _GEN_648;
|
|
automatic logic _GEN_649;
|
|
automatic logic _GEN_650;
|
|
automatic logic _GEN_651;
|
|
automatic logic _GEN_652;
|
|
automatic logic _GEN_653;
|
|
automatic logic _GEN_654;
|
|
automatic logic _GEN_655;
|
|
_GEN_17 = io_allocateValid_0 & (|(_io_canAllocate_T[6:1]));
|
|
_GEN_18 = tail == 6'h0;
|
|
_GEN_19 = _GEN_17 & _GEN_18;
|
|
_GEN_20 = tail == 6'h1;
|
|
_GEN_21 = _GEN_17 & _GEN_20;
|
|
_GEN_22 = tail == 6'h2;
|
|
_GEN_23 = _GEN_17 & _GEN_22;
|
|
_GEN_24 = tail == 6'h3;
|
|
_GEN_25 = _GEN_17 & _GEN_24;
|
|
_GEN_26 = tail == 6'h4;
|
|
_GEN_27 = _GEN_17 & _GEN_26;
|
|
_GEN_28 = tail == 6'h5;
|
|
_GEN_29 = _GEN_17 & _GEN_28;
|
|
_GEN_30 = tail == 6'h6;
|
|
_GEN_31 = _GEN_17 & _GEN_30;
|
|
_GEN_32 = tail == 6'h7;
|
|
_GEN_33 = _GEN_17 & _GEN_32;
|
|
_GEN_34 = tail == 6'h8;
|
|
_GEN_35 = _GEN_17 & _GEN_34;
|
|
_GEN_36 = tail == 6'h9;
|
|
_GEN_37 = _GEN_17 & _GEN_36;
|
|
_GEN_38 = tail == 6'hA;
|
|
_GEN_39 = _GEN_17 & _GEN_38;
|
|
_GEN_40 = tail == 6'hB;
|
|
_GEN_41 = _GEN_17 & _GEN_40;
|
|
_GEN_42 = tail == 6'hC;
|
|
_GEN_43 = _GEN_17 & _GEN_42;
|
|
_GEN_44 = tail == 6'hD;
|
|
_GEN_45 = _GEN_17 & _GEN_44;
|
|
_GEN_46 = tail == 6'hE;
|
|
_GEN_47 = _GEN_17 & _GEN_46;
|
|
_GEN_48 = tail == 6'hF;
|
|
_GEN_49 = _GEN_17 & _GEN_48;
|
|
_GEN_50 = tail == 6'h10;
|
|
_GEN_51 = _GEN_17 & _GEN_50;
|
|
_GEN_52 = tail == 6'h11;
|
|
_GEN_53 = _GEN_17 & _GEN_52;
|
|
_GEN_54 = tail == 6'h12;
|
|
_GEN_55 = _GEN_17 & _GEN_54;
|
|
_GEN_56 = tail == 6'h13;
|
|
_GEN_57 = _GEN_17 & _GEN_56;
|
|
_GEN_58 = tail == 6'h14;
|
|
_GEN_59 = _GEN_17 & _GEN_58;
|
|
_GEN_60 = tail == 6'h15;
|
|
_GEN_61 = _GEN_17 & _GEN_60;
|
|
_GEN_62 = tail == 6'h16;
|
|
_GEN_63 = _GEN_17 & _GEN_62;
|
|
_GEN_64 = tail == 6'h17;
|
|
_GEN_65 = _GEN_17 & _GEN_64;
|
|
_GEN_66 = tail == 6'h18;
|
|
_GEN_67 = _GEN_17 & _GEN_66;
|
|
_GEN_68 = tail == 6'h19;
|
|
_GEN_69 = _GEN_17 & _GEN_68;
|
|
_GEN_70 = tail == 6'h1A;
|
|
_GEN_71 = _GEN_17 & _GEN_70;
|
|
_GEN_72 = tail == 6'h1B;
|
|
_GEN_73 = _GEN_17 & _GEN_72;
|
|
_GEN_74 = tail == 6'h1C;
|
|
_GEN_75 = _GEN_17 & _GEN_74;
|
|
_GEN_76 = tail == 6'h1D;
|
|
_GEN_77 = _GEN_17 & _GEN_76;
|
|
_GEN_78 = tail == 6'h1E;
|
|
_GEN_79 = _GEN_17 & _GEN_78;
|
|
_GEN_80 = tail == 6'h1F;
|
|
_GEN_81 = _GEN_17 & _GEN_80;
|
|
_GEN_82 = tail == 6'h20;
|
|
_GEN_83 = _GEN_17 & _GEN_82;
|
|
_GEN_84 = tail == 6'h21;
|
|
_GEN_85 = _GEN_17 & _GEN_84;
|
|
_GEN_86 = tail == 6'h22;
|
|
_GEN_87 = _GEN_17 & _GEN_86;
|
|
_GEN_88 = tail == 6'h23;
|
|
_GEN_89 = _GEN_17 & _GEN_88;
|
|
_GEN_90 = tail == 6'h24;
|
|
_GEN_91 = _GEN_17 & _GEN_90;
|
|
_GEN_92 = tail == 6'h25;
|
|
_GEN_93 = _GEN_17 & _GEN_92;
|
|
_GEN_94 = tail == 6'h26;
|
|
_GEN_95 = _GEN_17 & _GEN_94;
|
|
_GEN_96 = tail == 6'h27;
|
|
_GEN_97 = _GEN_17 & _GEN_96;
|
|
_GEN_98 = tail == 6'h28;
|
|
_GEN_99 = _GEN_17 & _GEN_98;
|
|
_GEN_100 = tail == 6'h29;
|
|
_GEN_101 = _GEN_17 & _GEN_100;
|
|
_GEN_102 = tail == 6'h2A;
|
|
_GEN_103 = _GEN_17 & _GEN_102;
|
|
_GEN_104 = tail == 6'h2B;
|
|
_GEN_105 = _GEN_17 & _GEN_104;
|
|
_GEN_106 = tail == 6'h2C;
|
|
_GEN_107 = _GEN_17 & _GEN_106;
|
|
_GEN_108 = tail == 6'h2D;
|
|
_GEN_109 = _GEN_17 & _GEN_108;
|
|
_GEN_110 = tail == 6'h2E;
|
|
_GEN_111 = _GEN_17 & _GEN_110;
|
|
_GEN_112 = tail == 6'h2F;
|
|
_GEN_113 = _GEN_17 & _GEN_112;
|
|
_GEN_114 = tail == 6'h30;
|
|
_GEN_115 = _GEN_17 & _GEN_114;
|
|
_GEN_116 = tail == 6'h31;
|
|
_GEN_117 = _GEN_17 & _GEN_116;
|
|
_GEN_118 = tail == 6'h32;
|
|
_GEN_119 = _GEN_17 & _GEN_118;
|
|
_GEN_120 = tail == 6'h33;
|
|
_GEN_121 = _GEN_17 & _GEN_120;
|
|
_GEN_122 = tail == 6'h34;
|
|
_GEN_123 = _GEN_17 & _GEN_122;
|
|
_GEN_124 = tail == 6'h35;
|
|
_GEN_125 = _GEN_17 & _GEN_124;
|
|
_GEN_126 = tail == 6'h36;
|
|
_GEN_127 = _GEN_17 & _GEN_126;
|
|
_GEN_128 = tail == 6'h37;
|
|
_GEN_129 = _GEN_17 & _GEN_128;
|
|
_GEN_130 = tail == 6'h38;
|
|
_GEN_131 = _GEN_17 & _GEN_130;
|
|
_GEN_132 = tail == 6'h39;
|
|
_GEN_133 = _GEN_17 & _GEN_132;
|
|
_GEN_134 = tail == 6'h3A;
|
|
_GEN_135 = _GEN_17 & _GEN_134;
|
|
_GEN_136 = tail == 6'h3B;
|
|
_GEN_137 = _GEN_17 & _GEN_136;
|
|
_GEN_138 = tail == 6'h3C;
|
|
_GEN_139 = _GEN_17 & _GEN_138;
|
|
_GEN_140 = tail == 6'h3D;
|
|
_GEN_141 = _GEN_17 & _GEN_140;
|
|
_GEN_142 = tail == 6'h3E;
|
|
_GEN_143 = _GEN_17 & _GEN_142;
|
|
_GEN_144 = _GEN_17 & (&tail);
|
|
_GEN_145 = io_allocateValid_1 & (|(_io_canAllocate_T[6:1]));
|
|
_GEN_146 = _tail1_T == 6'h0;
|
|
_GEN_147 = _tail1_T == 6'h1;
|
|
_GEN_148 = _tail1_T == 6'h2;
|
|
_GEN_149 = _tail1_T == 6'h3;
|
|
_GEN_150 = _tail1_T == 6'h4;
|
|
_GEN_151 = _tail1_T == 6'h5;
|
|
_GEN_152 = _tail1_T == 6'h6;
|
|
_GEN_153 = _tail1_T == 6'h7;
|
|
_GEN_154 = _tail1_T == 6'h8;
|
|
_GEN_155 = _tail1_T == 6'h9;
|
|
_GEN_156 = _tail1_T == 6'hA;
|
|
_GEN_157 = _tail1_T == 6'hB;
|
|
_GEN_158 = _tail1_T == 6'hC;
|
|
_GEN_159 = _tail1_T == 6'hD;
|
|
_GEN_160 = _tail1_T == 6'hE;
|
|
_GEN_161 = _tail1_T == 6'hF;
|
|
_GEN_162 = _tail1_T == 6'h10;
|
|
_GEN_163 = _tail1_T == 6'h11;
|
|
_GEN_164 = _tail1_T == 6'h12;
|
|
_GEN_165 = _tail1_T == 6'h13;
|
|
_GEN_166 = _tail1_T == 6'h14;
|
|
_GEN_167 = _tail1_T == 6'h15;
|
|
_GEN_168 = _tail1_T == 6'h16;
|
|
_GEN_169 = _tail1_T == 6'h17;
|
|
_GEN_170 = _tail1_T == 6'h18;
|
|
_GEN_171 = _tail1_T == 6'h19;
|
|
_GEN_172 = _tail1_T == 6'h1A;
|
|
_GEN_173 = _tail1_T == 6'h1B;
|
|
_GEN_174 = _tail1_T == 6'h1C;
|
|
_GEN_175 = _tail1_T == 6'h1D;
|
|
_GEN_176 = _tail1_T == 6'h1E;
|
|
_GEN_177 = _tail1_T == 6'h1F;
|
|
_GEN_178 = _tail1_T == 6'h20;
|
|
_GEN_179 = _tail1_T == 6'h21;
|
|
_GEN_180 = _tail1_T == 6'h22;
|
|
_GEN_181 = _tail1_T == 6'h23;
|
|
_GEN_182 = _tail1_T == 6'h24;
|
|
_GEN_183 = _tail1_T == 6'h25;
|
|
_GEN_184 = _tail1_T == 6'h26;
|
|
_GEN_185 = _tail1_T == 6'h27;
|
|
_GEN_186 = _tail1_T == 6'h28;
|
|
_GEN_187 = _tail1_T == 6'h29;
|
|
_GEN_188 = _tail1_T == 6'h2A;
|
|
_GEN_189 = _tail1_T == 6'h2B;
|
|
_GEN_190 = _tail1_T == 6'h2C;
|
|
_GEN_191 = _tail1_T == 6'h2D;
|
|
_GEN_192 = _tail1_T == 6'h2E;
|
|
_GEN_193 = _tail1_T == 6'h2F;
|
|
_GEN_194 = _tail1_T == 6'h30;
|
|
_GEN_195 = _tail1_T == 6'h31;
|
|
_GEN_196 = _tail1_T == 6'h32;
|
|
_GEN_197 = _tail1_T == 6'h33;
|
|
_GEN_198 = _tail1_T == 6'h34;
|
|
_GEN_199 = _tail1_T == 6'h35;
|
|
_GEN_200 = _tail1_T == 6'h36;
|
|
_GEN_201 = _tail1_T == 6'h37;
|
|
_GEN_202 = _tail1_T == 6'h38;
|
|
_GEN_203 = _tail1_T == 6'h39;
|
|
_GEN_204 = _tail1_T == 6'h3A;
|
|
_GEN_205 = _tail1_T == 6'h3B;
|
|
_GEN_206 = _tail1_T == 6'h3C;
|
|
_GEN_207 = _tail1_T == 6'h3D;
|
|
_GEN_208 = _tail1_T == 6'h3E;
|
|
_GEN_209 = _GEN_146 | _GEN_19;
|
|
_GEN_210 = _GEN_145 ? _GEN_209 | valid_0 : _GEN_19 | valid_0;
|
|
_GEN_211 = _GEN_147 | _GEN_21;
|
|
_GEN_212 = _GEN_145 ? _GEN_211 | valid_1 : _GEN_21 | valid_1;
|
|
_GEN_213 = _GEN_148 | _GEN_23;
|
|
_GEN_214 = _GEN_145 ? _GEN_213 | valid_2 : _GEN_23 | valid_2;
|
|
_GEN_215 = _GEN_149 | _GEN_25;
|
|
_GEN_216 = _GEN_145 ? _GEN_215 | valid_3 : _GEN_25 | valid_3;
|
|
_GEN_217 = _GEN_150 | _GEN_27;
|
|
_GEN_218 = _GEN_145 ? _GEN_217 | valid_4 : _GEN_27 | valid_4;
|
|
_GEN_219 = _GEN_151 | _GEN_29;
|
|
_GEN_220 = _GEN_145 ? _GEN_219 | valid_5 : _GEN_29 | valid_5;
|
|
_GEN_221 = _GEN_152 | _GEN_31;
|
|
_GEN_222 = _GEN_145 ? _GEN_221 | valid_6 : _GEN_31 | valid_6;
|
|
_GEN_223 = _GEN_153 | _GEN_33;
|
|
_GEN_224 = _GEN_145 ? _GEN_223 | valid_7 : _GEN_33 | valid_7;
|
|
_GEN_225 = _GEN_154 | _GEN_35;
|
|
_GEN_226 = _GEN_145 ? _GEN_225 | valid_8 : _GEN_35 | valid_8;
|
|
_GEN_227 = _GEN_155 | _GEN_37;
|
|
_GEN_228 = _GEN_145 ? _GEN_227 | valid_9 : _GEN_37 | valid_9;
|
|
_GEN_229 = _GEN_156 | _GEN_39;
|
|
_GEN_230 = _GEN_145 ? _GEN_229 | valid_10 : _GEN_39 | valid_10;
|
|
_GEN_231 = _GEN_157 | _GEN_41;
|
|
_GEN_232 = _GEN_145 ? _GEN_231 | valid_11 : _GEN_41 | valid_11;
|
|
_GEN_233 = _GEN_158 | _GEN_43;
|
|
_GEN_234 = _GEN_145 ? _GEN_233 | valid_12 : _GEN_43 | valid_12;
|
|
_GEN_235 = _GEN_159 | _GEN_45;
|
|
_GEN_236 = _GEN_145 ? _GEN_235 | valid_13 : _GEN_45 | valid_13;
|
|
_GEN_237 = _GEN_160 | _GEN_47;
|
|
_GEN_238 = _GEN_145 ? _GEN_237 | valid_14 : _GEN_47 | valid_14;
|
|
_GEN_239 = _GEN_161 | _GEN_49;
|
|
_GEN_240 = _GEN_145 ? _GEN_239 | valid_15 : _GEN_49 | valid_15;
|
|
_GEN_241 = _GEN_162 | _GEN_51;
|
|
_GEN_242 = _GEN_145 ? _GEN_241 | valid_16 : _GEN_51 | valid_16;
|
|
_GEN_243 = _GEN_163 | _GEN_53;
|
|
_GEN_244 = _GEN_145 ? _GEN_243 | valid_17 : _GEN_53 | valid_17;
|
|
_GEN_245 = _GEN_164 | _GEN_55;
|
|
_GEN_246 = _GEN_145 ? _GEN_245 | valid_18 : _GEN_55 | valid_18;
|
|
_GEN_247 = _GEN_165 | _GEN_57;
|
|
_GEN_248 = _GEN_145 ? _GEN_247 | valid_19 : _GEN_57 | valid_19;
|
|
_GEN_249 = _GEN_166 | _GEN_59;
|
|
_GEN_250 = _GEN_145 ? _GEN_249 | valid_20 : _GEN_59 | valid_20;
|
|
_GEN_251 = _GEN_167 | _GEN_61;
|
|
_GEN_252 = _GEN_145 ? _GEN_251 | valid_21 : _GEN_61 | valid_21;
|
|
_GEN_253 = _GEN_168 | _GEN_63;
|
|
_GEN_254 = _GEN_145 ? _GEN_253 | valid_22 : _GEN_63 | valid_22;
|
|
_GEN_255 = _GEN_169 | _GEN_65;
|
|
_GEN_256 = _GEN_145 ? _GEN_255 | valid_23 : _GEN_65 | valid_23;
|
|
_GEN_257 = _GEN_170 | _GEN_67;
|
|
_GEN_258 = _GEN_145 ? _GEN_257 | valid_24 : _GEN_67 | valid_24;
|
|
_GEN_259 = _GEN_171 | _GEN_69;
|
|
_GEN_260 = _GEN_145 ? _GEN_259 | valid_25 : _GEN_69 | valid_25;
|
|
_GEN_261 = _GEN_172 | _GEN_71;
|
|
_GEN_262 = _GEN_145 ? _GEN_261 | valid_26 : _GEN_71 | valid_26;
|
|
_GEN_263 = _GEN_173 | _GEN_73;
|
|
_GEN_264 = _GEN_145 ? _GEN_263 | valid_27 : _GEN_73 | valid_27;
|
|
_GEN_265 = _GEN_174 | _GEN_75;
|
|
_GEN_266 = _GEN_145 ? _GEN_265 | valid_28 : _GEN_75 | valid_28;
|
|
_GEN_267 = _GEN_175 | _GEN_77;
|
|
_GEN_268 = _GEN_145 ? _GEN_267 | valid_29 : _GEN_77 | valid_29;
|
|
_GEN_269 = _GEN_176 | _GEN_79;
|
|
_GEN_270 = _GEN_145 ? _GEN_269 | valid_30 : _GEN_79 | valid_30;
|
|
_GEN_271 = _GEN_177 | _GEN_81;
|
|
_GEN_272 = _GEN_145 ? _GEN_271 | valid_31 : _GEN_81 | valid_31;
|
|
_GEN_273 = _GEN_178 | _GEN_83;
|
|
_GEN_274 = _GEN_145 ? _GEN_273 | valid_32 : _GEN_83 | valid_32;
|
|
_GEN_275 = _GEN_179 | _GEN_85;
|
|
_GEN_276 = _GEN_145 ? _GEN_275 | valid_33 : _GEN_85 | valid_33;
|
|
_GEN_277 = _GEN_180 | _GEN_87;
|
|
_GEN_278 = _GEN_145 ? _GEN_277 | valid_34 : _GEN_87 | valid_34;
|
|
_GEN_279 = _GEN_181 | _GEN_89;
|
|
_GEN_280 = _GEN_145 ? _GEN_279 | valid_35 : _GEN_89 | valid_35;
|
|
_GEN_281 = _GEN_182 | _GEN_91;
|
|
_GEN_282 = _GEN_145 ? _GEN_281 | valid_36 : _GEN_91 | valid_36;
|
|
_GEN_283 = _GEN_183 | _GEN_93;
|
|
_GEN_284 = _GEN_145 ? _GEN_283 | valid_37 : _GEN_93 | valid_37;
|
|
_GEN_285 = _GEN_184 | _GEN_95;
|
|
_GEN_286 = _GEN_145 ? _GEN_285 | valid_38 : _GEN_95 | valid_38;
|
|
_GEN_287 = _GEN_185 | _GEN_97;
|
|
_GEN_288 = _GEN_145 ? _GEN_287 | valid_39 : _GEN_97 | valid_39;
|
|
_GEN_289 = _GEN_186 | _GEN_99;
|
|
_GEN_290 = _GEN_145 ? _GEN_289 | valid_40 : _GEN_99 | valid_40;
|
|
_GEN_291 = _GEN_187 | _GEN_101;
|
|
_GEN_292 = _GEN_145 ? _GEN_291 | valid_41 : _GEN_101 | valid_41;
|
|
_GEN_293 = _GEN_188 | _GEN_103;
|
|
_GEN_294 = _GEN_145 ? _GEN_293 | valid_42 : _GEN_103 | valid_42;
|
|
_GEN_295 = _GEN_189 | _GEN_105;
|
|
_GEN_296 = _GEN_145 ? _GEN_295 | valid_43 : _GEN_105 | valid_43;
|
|
_GEN_297 = _GEN_190 | _GEN_107;
|
|
_GEN_298 = _GEN_145 ? _GEN_297 | valid_44 : _GEN_107 | valid_44;
|
|
_GEN_299 = _GEN_191 | _GEN_109;
|
|
_GEN_300 = _GEN_145 ? _GEN_299 | valid_45 : _GEN_109 | valid_45;
|
|
_GEN_301 = _GEN_192 | _GEN_111;
|
|
_GEN_302 = _GEN_145 ? _GEN_301 | valid_46 : _GEN_111 | valid_46;
|
|
_GEN_303 = _GEN_193 | _GEN_113;
|
|
_GEN_304 = _GEN_145 ? _GEN_303 | valid_47 : _GEN_113 | valid_47;
|
|
_GEN_305 = _GEN_194 | _GEN_115;
|
|
_GEN_306 = _GEN_145 ? _GEN_305 | valid_48 : _GEN_115 | valid_48;
|
|
_GEN_307 = _GEN_195 | _GEN_117;
|
|
_GEN_308 = _GEN_145 ? _GEN_307 | valid_49 : _GEN_117 | valid_49;
|
|
_GEN_309 = _GEN_196 | _GEN_119;
|
|
_GEN_310 = _GEN_145 ? _GEN_309 | valid_50 : _GEN_119 | valid_50;
|
|
_GEN_311 = _GEN_197 | _GEN_121;
|
|
_GEN_312 = _GEN_145 ? _GEN_311 | valid_51 : _GEN_121 | valid_51;
|
|
_GEN_313 = _GEN_198 | _GEN_123;
|
|
_GEN_314 = _GEN_145 ? _GEN_313 | valid_52 : _GEN_123 | valid_52;
|
|
_GEN_315 = _GEN_199 | _GEN_125;
|
|
_GEN_316 = _GEN_145 ? _GEN_315 | valid_53 : _GEN_125 | valid_53;
|
|
_GEN_317 = _GEN_200 | _GEN_127;
|
|
_GEN_318 = _GEN_145 ? _GEN_317 | valid_54 : _GEN_127 | valid_54;
|
|
_GEN_319 = _GEN_201 | _GEN_129;
|
|
_GEN_320 = _GEN_145 ? _GEN_319 | valid_55 : _GEN_129 | valid_55;
|
|
_GEN_321 = _GEN_202 | _GEN_131;
|
|
_GEN_322 = _GEN_145 ? _GEN_321 | valid_56 : _GEN_131 | valid_56;
|
|
_GEN_323 = _GEN_203 | _GEN_133;
|
|
_GEN_324 = _GEN_145 ? _GEN_323 | valid_57 : _GEN_133 | valid_57;
|
|
_GEN_325 = _GEN_204 | _GEN_135;
|
|
_GEN_326 = _GEN_145 ? _GEN_325 | valid_58 : _GEN_135 | valid_58;
|
|
_GEN_327 = _GEN_205 | _GEN_137;
|
|
_GEN_328 = _GEN_145 ? _GEN_327 | valid_59 : _GEN_137 | valid_59;
|
|
_GEN_329 = _GEN_206 | _GEN_139;
|
|
_GEN_330 = _GEN_145 ? _GEN_329 | valid_60 : _GEN_139 | valid_60;
|
|
_GEN_331 = _GEN_207 | _GEN_141;
|
|
_GEN_332 = _GEN_145 ? _GEN_331 | valid_61 : _GEN_141 | valid_61;
|
|
_GEN_333 = _GEN_208 | _GEN_143;
|
|
_GEN_334 = _GEN_145 ? _GEN_333 | valid_62 : _GEN_143 | valid_62;
|
|
_GEN_335 = (&_tail1_T) | _GEN_144;
|
|
_GEN_336 = _GEN_145 ? _GEN_335 | valid_63 : _GEN_144 | valid_63;
|
|
_GEN_337 = _GEN_145 ? ~_GEN_209 & completed_0 : ~_GEN_19 & completed_0;
|
|
_GEN_338 = _GEN_145 ? ~_GEN_211 & completed_1 : ~_GEN_21 & completed_1;
|
|
_GEN_339 = _GEN_145 ? ~_GEN_213 & completed_2 : ~_GEN_23 & completed_2;
|
|
_GEN_340 = _GEN_145 ? ~_GEN_215 & completed_3 : ~_GEN_25 & completed_3;
|
|
_GEN_341 = _GEN_145 ? ~_GEN_217 & completed_4 : ~_GEN_27 & completed_4;
|
|
_GEN_342 = _GEN_145 ? ~_GEN_219 & completed_5 : ~_GEN_29 & completed_5;
|
|
_GEN_343 = _GEN_145 ? ~_GEN_221 & completed_6 : ~_GEN_31 & completed_6;
|
|
_GEN_344 = _GEN_145 ? ~_GEN_223 & completed_7 : ~_GEN_33 & completed_7;
|
|
_GEN_345 = _GEN_145 ? ~_GEN_225 & completed_8 : ~_GEN_35 & completed_8;
|
|
_GEN_346 = _GEN_145 ? ~_GEN_227 & completed_9 : ~_GEN_37 & completed_9;
|
|
_GEN_347 = _GEN_145 ? ~_GEN_229 & completed_10 : ~_GEN_39 & completed_10;
|
|
_GEN_348 = _GEN_145 ? ~_GEN_231 & completed_11 : ~_GEN_41 & completed_11;
|
|
_GEN_349 = _GEN_145 ? ~_GEN_233 & completed_12 : ~_GEN_43 & completed_12;
|
|
_GEN_350 = _GEN_145 ? ~_GEN_235 & completed_13 : ~_GEN_45 & completed_13;
|
|
_GEN_351 = _GEN_145 ? ~_GEN_237 & completed_14 : ~_GEN_47 & completed_14;
|
|
_GEN_352 = _GEN_145 ? ~_GEN_239 & completed_15 : ~_GEN_49 & completed_15;
|
|
_GEN_353 = _GEN_145 ? ~_GEN_241 & completed_16 : ~_GEN_51 & completed_16;
|
|
_GEN_354 = _GEN_145 ? ~_GEN_243 & completed_17 : ~_GEN_53 & completed_17;
|
|
_GEN_355 = _GEN_145 ? ~_GEN_245 & completed_18 : ~_GEN_55 & completed_18;
|
|
_GEN_356 = _GEN_145 ? ~_GEN_247 & completed_19 : ~_GEN_57 & completed_19;
|
|
_GEN_357 = _GEN_145 ? ~_GEN_249 & completed_20 : ~_GEN_59 & completed_20;
|
|
_GEN_358 = _GEN_145 ? ~_GEN_251 & completed_21 : ~_GEN_61 & completed_21;
|
|
_GEN_359 = _GEN_145 ? ~_GEN_253 & completed_22 : ~_GEN_63 & completed_22;
|
|
_GEN_360 = _GEN_145 ? ~_GEN_255 & completed_23 : ~_GEN_65 & completed_23;
|
|
_GEN_361 = _GEN_145 ? ~_GEN_257 & completed_24 : ~_GEN_67 & completed_24;
|
|
_GEN_362 = _GEN_145 ? ~_GEN_259 & completed_25 : ~_GEN_69 & completed_25;
|
|
_GEN_363 = _GEN_145 ? ~_GEN_261 & completed_26 : ~_GEN_71 & completed_26;
|
|
_GEN_364 = _GEN_145 ? ~_GEN_263 & completed_27 : ~_GEN_73 & completed_27;
|
|
_GEN_365 = _GEN_145 ? ~_GEN_265 & completed_28 : ~_GEN_75 & completed_28;
|
|
_GEN_366 = _GEN_145 ? ~_GEN_267 & completed_29 : ~_GEN_77 & completed_29;
|
|
_GEN_367 = _GEN_145 ? ~_GEN_269 & completed_30 : ~_GEN_79 & completed_30;
|
|
_GEN_368 = _GEN_145 ? ~_GEN_271 & completed_31 : ~_GEN_81 & completed_31;
|
|
_GEN_369 = _GEN_145 ? ~_GEN_273 & completed_32 : ~_GEN_83 & completed_32;
|
|
_GEN_370 = _GEN_145 ? ~_GEN_275 & completed_33 : ~_GEN_85 & completed_33;
|
|
_GEN_371 = _GEN_145 ? ~_GEN_277 & completed_34 : ~_GEN_87 & completed_34;
|
|
_GEN_372 = _GEN_145 ? ~_GEN_279 & completed_35 : ~_GEN_89 & completed_35;
|
|
_GEN_373 = _GEN_145 ? ~_GEN_281 & completed_36 : ~_GEN_91 & completed_36;
|
|
_GEN_374 = _GEN_145 ? ~_GEN_283 & completed_37 : ~_GEN_93 & completed_37;
|
|
_GEN_375 = _GEN_145 ? ~_GEN_285 & completed_38 : ~_GEN_95 & completed_38;
|
|
_GEN_376 = _GEN_145 ? ~_GEN_287 & completed_39 : ~_GEN_97 & completed_39;
|
|
_GEN_377 = _GEN_145 ? ~_GEN_289 & completed_40 : ~_GEN_99 & completed_40;
|
|
_GEN_378 = _GEN_145 ? ~_GEN_291 & completed_41 : ~_GEN_101 & completed_41;
|
|
_GEN_379 = _GEN_145 ? ~_GEN_293 & completed_42 : ~_GEN_103 & completed_42;
|
|
_GEN_380 = _GEN_145 ? ~_GEN_295 & completed_43 : ~_GEN_105 & completed_43;
|
|
_GEN_381 = _GEN_145 ? ~_GEN_297 & completed_44 : ~_GEN_107 & completed_44;
|
|
_GEN_382 = _GEN_145 ? ~_GEN_299 & completed_45 : ~_GEN_109 & completed_45;
|
|
_GEN_383 = _GEN_145 ? ~_GEN_301 & completed_46 : ~_GEN_111 & completed_46;
|
|
_GEN_384 = _GEN_145 ? ~_GEN_303 & completed_47 : ~_GEN_113 & completed_47;
|
|
_GEN_385 = _GEN_145 ? ~_GEN_305 & completed_48 : ~_GEN_115 & completed_48;
|
|
_GEN_386 = _GEN_145 ? ~_GEN_307 & completed_49 : ~_GEN_117 & completed_49;
|
|
_GEN_387 = _GEN_145 ? ~_GEN_309 & completed_50 : ~_GEN_119 & completed_50;
|
|
_GEN_388 = _GEN_145 ? ~_GEN_311 & completed_51 : ~_GEN_121 & completed_51;
|
|
_GEN_389 = _GEN_145 ? ~_GEN_313 & completed_52 : ~_GEN_123 & completed_52;
|
|
_GEN_390 = _GEN_145 ? ~_GEN_315 & completed_53 : ~_GEN_125 & completed_53;
|
|
_GEN_391 = _GEN_145 ? ~_GEN_317 & completed_54 : ~_GEN_127 & completed_54;
|
|
_GEN_392 = _GEN_145 ? ~_GEN_319 & completed_55 : ~_GEN_129 & completed_55;
|
|
_GEN_393 = _GEN_145 ? ~_GEN_321 & completed_56 : ~_GEN_131 & completed_56;
|
|
_GEN_394 = _GEN_145 ? ~_GEN_323 & completed_57 : ~_GEN_133 & completed_57;
|
|
_GEN_395 = _GEN_145 ? ~_GEN_325 & completed_58 : ~_GEN_135 & completed_58;
|
|
_GEN_396 = _GEN_145 ? ~_GEN_327 & completed_59 : ~_GEN_137 & completed_59;
|
|
_GEN_397 = _GEN_145 ? ~_GEN_329 & completed_60 : ~_GEN_139 & completed_60;
|
|
_GEN_398 = _GEN_145 ? ~_GEN_331 & completed_61 : ~_GEN_141 & completed_61;
|
|
_GEN_399 = _GEN_145 ? ~_GEN_333 & completed_62 : ~_GEN_143 & completed_62;
|
|
_GEN_400 = _GEN_145 ? ~_GEN_335 & completed_63 : ~_GEN_144 & completed_63;
|
|
_GEN_401 = io_completeValid_0 & io_completeIdx_0 == 6'h0;
|
|
_GEN_402 = io_completeValid_0 & io_completeIdx_0 == 6'h1;
|
|
_GEN_403 = io_completeValid_0 & io_completeIdx_0 == 6'h2;
|
|
_GEN_404 = io_completeValid_0 & io_completeIdx_0 == 6'h3;
|
|
_GEN_405 = io_completeValid_0 & io_completeIdx_0 == 6'h4;
|
|
_GEN_406 = io_completeValid_0 & io_completeIdx_0 == 6'h5;
|
|
_GEN_407 = io_completeValid_0 & io_completeIdx_0 == 6'h6;
|
|
_GEN_408 = io_completeValid_0 & io_completeIdx_0 == 6'h7;
|
|
_GEN_409 = io_completeValid_0 & io_completeIdx_0 == 6'h8;
|
|
_GEN_410 = io_completeValid_0 & io_completeIdx_0 == 6'h9;
|
|
_GEN_411 = io_completeValid_0 & io_completeIdx_0 == 6'hA;
|
|
_GEN_412 = io_completeValid_0 & io_completeIdx_0 == 6'hB;
|
|
_GEN_413 = io_completeValid_0 & io_completeIdx_0 == 6'hC;
|
|
_GEN_414 = io_completeValid_0 & io_completeIdx_0 == 6'hD;
|
|
_GEN_415 = io_completeValid_0 & io_completeIdx_0 == 6'hE;
|
|
_GEN_416 = io_completeValid_0 & io_completeIdx_0 == 6'hF;
|
|
_GEN_417 = io_completeValid_0 & io_completeIdx_0 == 6'h10;
|
|
_GEN_418 = io_completeValid_0 & io_completeIdx_0 == 6'h11;
|
|
_GEN_419 = io_completeValid_0 & io_completeIdx_0 == 6'h12;
|
|
_GEN_420 = io_completeValid_0 & io_completeIdx_0 == 6'h13;
|
|
_GEN_421 = io_completeValid_0 & io_completeIdx_0 == 6'h14;
|
|
_GEN_422 = io_completeValid_0 & io_completeIdx_0 == 6'h15;
|
|
_GEN_423 = io_completeValid_0 & io_completeIdx_0 == 6'h16;
|
|
_GEN_424 = io_completeValid_0 & io_completeIdx_0 == 6'h17;
|
|
_GEN_425 = io_completeValid_0 & io_completeIdx_0 == 6'h18;
|
|
_GEN_426 = io_completeValid_0 & io_completeIdx_0 == 6'h19;
|
|
_GEN_427 = io_completeValid_0 & io_completeIdx_0 == 6'h1A;
|
|
_GEN_428 = io_completeValid_0 & io_completeIdx_0 == 6'h1B;
|
|
_GEN_429 = io_completeValid_0 & io_completeIdx_0 == 6'h1C;
|
|
_GEN_430 = io_completeValid_0 & io_completeIdx_0 == 6'h1D;
|
|
_GEN_431 = io_completeValid_0 & io_completeIdx_0 == 6'h1E;
|
|
_GEN_432 = io_completeValid_0 & io_completeIdx_0 == 6'h1F;
|
|
_GEN_433 = io_completeValid_0 & io_completeIdx_0 == 6'h20;
|
|
_GEN_434 = io_completeValid_0 & io_completeIdx_0 == 6'h21;
|
|
_GEN_435 = io_completeValid_0 & io_completeIdx_0 == 6'h22;
|
|
_GEN_436 = io_completeValid_0 & io_completeIdx_0 == 6'h23;
|
|
_GEN_437 = io_completeValid_0 & io_completeIdx_0 == 6'h24;
|
|
_GEN_438 = io_completeValid_0 & io_completeIdx_0 == 6'h25;
|
|
_GEN_439 = io_completeValid_0 & io_completeIdx_0 == 6'h26;
|
|
_GEN_440 = io_completeValid_0 & io_completeIdx_0 == 6'h27;
|
|
_GEN_441 = io_completeValid_0 & io_completeIdx_0 == 6'h28;
|
|
_GEN_442 = io_completeValid_0 & io_completeIdx_0 == 6'h29;
|
|
_GEN_443 = io_completeValid_0 & io_completeIdx_0 == 6'h2A;
|
|
_GEN_444 = io_completeValid_0 & io_completeIdx_0 == 6'h2B;
|
|
_GEN_445 = io_completeValid_0 & io_completeIdx_0 == 6'h2C;
|
|
_GEN_446 = io_completeValid_0 & io_completeIdx_0 == 6'h2D;
|
|
_GEN_447 = io_completeValid_0 & io_completeIdx_0 == 6'h2E;
|
|
_GEN_448 = io_completeValid_0 & io_completeIdx_0 == 6'h2F;
|
|
_GEN_449 = io_completeValid_0 & io_completeIdx_0 == 6'h30;
|
|
_GEN_450 = io_completeValid_0 & io_completeIdx_0 == 6'h31;
|
|
_GEN_451 = io_completeValid_0 & io_completeIdx_0 == 6'h32;
|
|
_GEN_452 = io_completeValid_0 & io_completeIdx_0 == 6'h33;
|
|
_GEN_453 = io_completeValid_0 & io_completeIdx_0 == 6'h34;
|
|
_GEN_454 = io_completeValid_0 & io_completeIdx_0 == 6'h35;
|
|
_GEN_455 = io_completeValid_0 & io_completeIdx_0 == 6'h36;
|
|
_GEN_456 = io_completeValid_0 & io_completeIdx_0 == 6'h37;
|
|
_GEN_457 = io_completeValid_0 & io_completeIdx_0 == 6'h38;
|
|
_GEN_458 = io_completeValid_0 & io_completeIdx_0 == 6'h39;
|
|
_GEN_459 = io_completeValid_0 & io_completeIdx_0 == 6'h3A;
|
|
_GEN_460 = io_completeValid_0 & io_completeIdx_0 == 6'h3B;
|
|
_GEN_461 = io_completeValid_0 & io_completeIdx_0 == 6'h3C;
|
|
_GEN_462 = io_completeValid_0 & io_completeIdx_0 == 6'h3D;
|
|
_GEN_463 = io_completeValid_0 & io_completeIdx_0 == 6'h3E;
|
|
_GEN_464 = io_completeValid_0 & (&io_completeIdx_0);
|
|
_GEN_528 = io_completeValid_1 & _GEN_465;
|
|
_GEN_529 = io_completeValid_1 & _GEN_466;
|
|
_GEN_530 = io_completeValid_1 & _GEN_467;
|
|
_GEN_531 = io_completeValid_1 & _GEN_468;
|
|
_GEN_532 = io_completeValid_1 & _GEN_469;
|
|
_GEN_533 = io_completeValid_1 & _GEN_470;
|
|
_GEN_534 = io_completeValid_1 & _GEN_471;
|
|
_GEN_535 = io_completeValid_1 & _GEN_472;
|
|
_GEN_536 = io_completeValid_1 & _GEN_473;
|
|
_GEN_537 = io_completeValid_1 & _GEN_474;
|
|
_GEN_538 = io_completeValid_1 & _GEN_475;
|
|
_GEN_539 = io_completeValid_1 & _GEN_476;
|
|
_GEN_540 = io_completeValid_1 & _GEN_477;
|
|
_GEN_541 = io_completeValid_1 & _GEN_478;
|
|
_GEN_542 = io_completeValid_1 & _GEN_479;
|
|
_GEN_543 = io_completeValid_1 & _GEN_480;
|
|
_GEN_544 = io_completeValid_1 & _GEN_481;
|
|
_GEN_545 = io_completeValid_1 & _GEN_482;
|
|
_GEN_546 = io_completeValid_1 & _GEN_483;
|
|
_GEN_547 = io_completeValid_1 & _GEN_484;
|
|
_GEN_548 = io_completeValid_1 & _GEN_485;
|
|
_GEN_549 = io_completeValid_1 & _GEN_486;
|
|
_GEN_550 = io_completeValid_1 & _GEN_487;
|
|
_GEN_551 = io_completeValid_1 & _GEN_488;
|
|
_GEN_552 = io_completeValid_1 & _GEN_489;
|
|
_GEN_553 = io_completeValid_1 & _GEN_490;
|
|
_GEN_554 = io_completeValid_1 & _GEN_491;
|
|
_GEN_555 = io_completeValid_1 & _GEN_492;
|
|
_GEN_556 = io_completeValid_1 & _GEN_493;
|
|
_GEN_557 = io_completeValid_1 & _GEN_494;
|
|
_GEN_558 = io_completeValid_1 & _GEN_495;
|
|
_GEN_559 = io_completeValid_1 & _GEN_496;
|
|
_GEN_560 = io_completeValid_1 & _GEN_497;
|
|
_GEN_561 = io_completeValid_1 & _GEN_498;
|
|
_GEN_562 = io_completeValid_1 & _GEN_499;
|
|
_GEN_563 = io_completeValid_1 & _GEN_500;
|
|
_GEN_564 = io_completeValid_1 & _GEN_501;
|
|
_GEN_565 = io_completeValid_1 & _GEN_502;
|
|
_GEN_566 = io_completeValid_1 & _GEN_503;
|
|
_GEN_567 = io_completeValid_1 & _GEN_504;
|
|
_GEN_568 = io_completeValid_1 & _GEN_505;
|
|
_GEN_569 = io_completeValid_1 & _GEN_506;
|
|
_GEN_570 = io_completeValid_1 & _GEN_507;
|
|
_GEN_571 = io_completeValid_1 & _GEN_508;
|
|
_GEN_572 = io_completeValid_1 & _GEN_509;
|
|
_GEN_573 = io_completeValid_1 & _GEN_510;
|
|
_GEN_574 = io_completeValid_1 & _GEN_511;
|
|
_GEN_575 = io_completeValid_1 & _GEN_512;
|
|
_GEN_576 = io_completeValid_1 & _GEN_513;
|
|
_GEN_577 = io_completeValid_1 & _GEN_514;
|
|
_GEN_578 = io_completeValid_1 & _GEN_515;
|
|
_GEN_579 = io_completeValid_1 & _GEN_516;
|
|
_GEN_580 = io_completeValid_1 & _GEN_517;
|
|
_GEN_581 = io_completeValid_1 & _GEN_518;
|
|
_GEN_582 = io_completeValid_1 & _GEN_519;
|
|
_GEN_583 = io_completeValid_1 & _GEN_520;
|
|
_GEN_584 = io_completeValid_1 & _GEN_521;
|
|
_GEN_585 = io_completeValid_1 & _GEN_522;
|
|
_GEN_586 = io_completeValid_1 & _GEN_523;
|
|
_GEN_587 = io_completeValid_1 & _GEN_524;
|
|
_GEN_588 = io_completeValid_1 & _GEN_525;
|
|
_GEN_589 = io_completeValid_1 & _GEN_526;
|
|
_GEN_590 = io_completeValid_1 & _GEN_527;
|
|
_GEN_591 = io_completeValid_1 & (&io_completeIdx_1);
|
|
commit0 = io_commitValid_0_0 & io_commitReady_0;
|
|
commit1 = io_commitValid_1_0 & io_commitReady_1;
|
|
_GEN_592 = commit0 & head == 6'h0;
|
|
_GEN_593 = commit0 & head == 6'h1;
|
|
_GEN_594 = commit0 & head == 6'h2;
|
|
_GEN_595 = commit0 & head == 6'h3;
|
|
_GEN_596 = commit0 & head == 6'h4;
|
|
_GEN_597 = commit0 & head == 6'h5;
|
|
_GEN_598 = commit0 & head == 6'h6;
|
|
_GEN_599 = commit0 & head == 6'h7;
|
|
_GEN_600 = commit0 & head == 6'h8;
|
|
_GEN_601 = commit0 & head == 6'h9;
|
|
_GEN_602 = commit0 & head == 6'hA;
|
|
_GEN_603 = commit0 & head == 6'hB;
|
|
_GEN_604 = commit0 & head == 6'hC;
|
|
_GEN_605 = commit0 & head == 6'hD;
|
|
_GEN_606 = commit0 & head == 6'hE;
|
|
_GEN_607 = commit0 & head == 6'hF;
|
|
_GEN_608 = commit0 & head == 6'h10;
|
|
_GEN_609 = commit0 & head == 6'h11;
|
|
_GEN_610 = commit0 & head == 6'h12;
|
|
_GEN_611 = commit0 & head == 6'h13;
|
|
_GEN_612 = commit0 & head == 6'h14;
|
|
_GEN_613 = commit0 & head == 6'h15;
|
|
_GEN_614 = commit0 & head == 6'h16;
|
|
_GEN_615 = commit0 & head == 6'h17;
|
|
_GEN_616 = commit0 & head == 6'h18;
|
|
_GEN_617 = commit0 & head == 6'h19;
|
|
_GEN_618 = commit0 & head == 6'h1A;
|
|
_GEN_619 = commit0 & head == 6'h1B;
|
|
_GEN_620 = commit0 & head == 6'h1C;
|
|
_GEN_621 = commit0 & head == 6'h1D;
|
|
_GEN_622 = commit0 & head == 6'h1E;
|
|
_GEN_623 = commit0 & head == 6'h1F;
|
|
_GEN_624 = commit0 & head == 6'h20;
|
|
_GEN_625 = commit0 & head == 6'h21;
|
|
_GEN_626 = commit0 & head == 6'h22;
|
|
_GEN_627 = commit0 & head == 6'h23;
|
|
_GEN_628 = commit0 & head == 6'h24;
|
|
_GEN_629 = commit0 & head == 6'h25;
|
|
_GEN_630 = commit0 & head == 6'h26;
|
|
_GEN_631 = commit0 & head == 6'h27;
|
|
_GEN_632 = commit0 & head == 6'h28;
|
|
_GEN_633 = commit0 & head == 6'h29;
|
|
_GEN_634 = commit0 & head == 6'h2A;
|
|
_GEN_635 = commit0 & head == 6'h2B;
|
|
_GEN_636 = commit0 & head == 6'h2C;
|
|
_GEN_637 = commit0 & head == 6'h2D;
|
|
_GEN_638 = commit0 & head == 6'h2E;
|
|
_GEN_639 = commit0 & head == 6'h2F;
|
|
_GEN_640 = commit0 & head == 6'h30;
|
|
_GEN_641 = commit0 & head == 6'h31;
|
|
_GEN_642 = commit0 & head == 6'h32;
|
|
_GEN_643 = commit0 & head == 6'h33;
|
|
_GEN_644 = commit0 & head == 6'h34;
|
|
_GEN_645 = commit0 & head == 6'h35;
|
|
_GEN_646 = commit0 & head == 6'h36;
|
|
_GEN_647 = commit0 & head == 6'h37;
|
|
_GEN_648 = commit0 & head == 6'h38;
|
|
_GEN_649 = commit0 & head == 6'h39;
|
|
_GEN_650 = commit0 & head == 6'h3A;
|
|
_GEN_651 = commit0 & head == 6'h3B;
|
|
_GEN_652 = commit0 & head == 6'h3C;
|
|
_GEN_653 = commit0 & head == 6'h3D;
|
|
_GEN_654 = commit0 & head == 6'h3E;
|
|
_GEN_655 = commit0 & (&head);
|
|
if (io_flush) begin
|
|
head <= 6'h0;
|
|
tail <= 6'h0;
|
|
count <= 7'h0;
|
|
end
|
|
else begin
|
|
automatic logic _GEN_656;
|
|
automatic logic _GEN_657;
|
|
automatic logic _GEN_658;
|
|
automatic logic _GEN_659;
|
|
automatic logic _GEN_660;
|
|
automatic logic _GEN_661;
|
|
automatic logic _GEN_662;
|
|
automatic logic _GEN_663;
|
|
automatic logic _GEN_664;
|
|
automatic logic _GEN_665;
|
|
automatic logic _GEN_666;
|
|
automatic logic _GEN_667;
|
|
automatic logic _GEN_668;
|
|
automatic logic _GEN_669;
|
|
automatic logic _GEN_670;
|
|
automatic logic _GEN_671;
|
|
automatic logic _GEN_672;
|
|
automatic logic _GEN_673;
|
|
automatic logic _GEN_674;
|
|
automatic logic _GEN_675;
|
|
automatic logic _GEN_676;
|
|
automatic logic _GEN_677;
|
|
automatic logic _GEN_678;
|
|
automatic logic _GEN_679;
|
|
automatic logic _GEN_680;
|
|
automatic logic _GEN_681;
|
|
automatic logic _GEN_682;
|
|
automatic logic _GEN_683;
|
|
automatic logic _GEN_684;
|
|
automatic logic _GEN_685;
|
|
automatic logic _GEN_686;
|
|
automatic logic _GEN_687;
|
|
automatic logic _GEN_688;
|
|
automatic logic _GEN_689;
|
|
automatic logic _GEN_690;
|
|
automatic logic _GEN_691;
|
|
automatic logic _GEN_692;
|
|
automatic logic _GEN_693;
|
|
automatic logic _GEN_694;
|
|
automatic logic _GEN_695;
|
|
automatic logic _GEN_696;
|
|
automatic logic _GEN_697;
|
|
automatic logic _GEN_698;
|
|
automatic logic _GEN_699;
|
|
automatic logic _GEN_700;
|
|
automatic logic _GEN_701;
|
|
automatic logic _GEN_702;
|
|
automatic logic _GEN_703;
|
|
automatic logic _GEN_704;
|
|
automatic logic _GEN_705;
|
|
automatic logic _GEN_706;
|
|
automatic logic _GEN_707;
|
|
automatic logic _GEN_708;
|
|
automatic logic _GEN_709;
|
|
automatic logic _GEN_710;
|
|
automatic logic _GEN_711;
|
|
automatic logic _GEN_712;
|
|
automatic logic _GEN_713;
|
|
automatic logic _GEN_714;
|
|
automatic logic _GEN_715;
|
|
automatic logic _GEN_716;
|
|
automatic logic _GEN_717;
|
|
automatic logic _GEN_718;
|
|
automatic logic _GEN_719;
|
|
automatic logic [1:0] allocated;
|
|
_GEN_656 = _GEN_145 & _GEN_146;
|
|
_GEN_657 = _GEN_145 & _GEN_147;
|
|
_GEN_658 = _GEN_145 & _GEN_148;
|
|
_GEN_659 = _GEN_145 & _GEN_149;
|
|
_GEN_660 = _GEN_145 & _GEN_150;
|
|
_GEN_661 = _GEN_145 & _GEN_151;
|
|
_GEN_662 = _GEN_145 & _GEN_152;
|
|
_GEN_663 = _GEN_145 & _GEN_153;
|
|
_GEN_664 = _GEN_145 & _GEN_154;
|
|
_GEN_665 = _GEN_145 & _GEN_155;
|
|
_GEN_666 = _GEN_145 & _GEN_156;
|
|
_GEN_667 = _GEN_145 & _GEN_157;
|
|
_GEN_668 = _GEN_145 & _GEN_158;
|
|
_GEN_669 = _GEN_145 & _GEN_159;
|
|
_GEN_670 = _GEN_145 & _GEN_160;
|
|
_GEN_671 = _GEN_145 & _GEN_161;
|
|
_GEN_672 = _GEN_145 & _GEN_162;
|
|
_GEN_673 = _GEN_145 & _GEN_163;
|
|
_GEN_674 = _GEN_145 & _GEN_164;
|
|
_GEN_675 = _GEN_145 & _GEN_165;
|
|
_GEN_676 = _GEN_145 & _GEN_166;
|
|
_GEN_677 = _GEN_145 & _GEN_167;
|
|
_GEN_678 = _GEN_145 & _GEN_168;
|
|
_GEN_679 = _GEN_145 & _GEN_169;
|
|
_GEN_680 = _GEN_145 & _GEN_170;
|
|
_GEN_681 = _GEN_145 & _GEN_171;
|
|
_GEN_682 = _GEN_145 & _GEN_172;
|
|
_GEN_683 = _GEN_145 & _GEN_173;
|
|
_GEN_684 = _GEN_145 & _GEN_174;
|
|
_GEN_685 = _GEN_145 & _GEN_175;
|
|
_GEN_686 = _GEN_145 & _GEN_176;
|
|
_GEN_687 = _GEN_145 & _GEN_177;
|
|
_GEN_688 = _GEN_145 & _GEN_178;
|
|
_GEN_689 = _GEN_145 & _GEN_179;
|
|
_GEN_690 = _GEN_145 & _GEN_180;
|
|
_GEN_691 = _GEN_145 & _GEN_181;
|
|
_GEN_692 = _GEN_145 & _GEN_182;
|
|
_GEN_693 = _GEN_145 & _GEN_183;
|
|
_GEN_694 = _GEN_145 & _GEN_184;
|
|
_GEN_695 = _GEN_145 & _GEN_185;
|
|
_GEN_696 = _GEN_145 & _GEN_186;
|
|
_GEN_697 = _GEN_145 & _GEN_187;
|
|
_GEN_698 = _GEN_145 & _GEN_188;
|
|
_GEN_699 = _GEN_145 & _GEN_189;
|
|
_GEN_700 = _GEN_145 & _GEN_190;
|
|
_GEN_701 = _GEN_145 & _GEN_191;
|
|
_GEN_702 = _GEN_145 & _GEN_192;
|
|
_GEN_703 = _GEN_145 & _GEN_193;
|
|
_GEN_704 = _GEN_145 & _GEN_194;
|
|
_GEN_705 = _GEN_145 & _GEN_195;
|
|
_GEN_706 = _GEN_145 & _GEN_196;
|
|
_GEN_707 = _GEN_145 & _GEN_197;
|
|
_GEN_708 = _GEN_145 & _GEN_198;
|
|
_GEN_709 = _GEN_145 & _GEN_199;
|
|
_GEN_710 = _GEN_145 & _GEN_200;
|
|
_GEN_711 = _GEN_145 & _GEN_201;
|
|
_GEN_712 = _GEN_145 & _GEN_202;
|
|
_GEN_713 = _GEN_145 & _GEN_203;
|
|
_GEN_714 = _GEN_145 & _GEN_204;
|
|
_GEN_715 = _GEN_145 & _GEN_205;
|
|
_GEN_716 = _GEN_145 & _GEN_206;
|
|
_GEN_717 = _GEN_145 & _GEN_207;
|
|
_GEN_718 = _GEN_145 & _GEN_208;
|
|
_GEN_719 = _GEN_145 & (&_tail1_T);
|
|
allocated =
|
|
(|(_io_canAllocate_T[6:1]))
|
|
? {1'h0, io_allocateValid_0} + {1'h0, io_allocateValid_1}
|
|
: 2'h0;
|
|
if (_GEN_145 & _GEN_146)
|
|
entries_0_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_18)
|
|
entries_0_robIdx <= tail;
|
|
if (_GEN_656) begin
|
|
entries_0_archDest <= io_allocateEntry_1_archDest;
|
|
entries_0_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_0_opClass <= io_allocateEntry_1_opClass;
|
|
entries_0_dest <= io_allocateEntry_1_dest;
|
|
entries_0_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_19) begin
|
|
entries_0_archDest <= io_allocateEntry_0_archDest;
|
|
entries_0_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_0_opClass <= io_allocateEntry_0_opClass;
|
|
entries_0_dest <= io_allocateEntry_0_dest;
|
|
entries_0_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_147)
|
|
entries_1_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_20)
|
|
entries_1_robIdx <= tail;
|
|
if (_GEN_657) begin
|
|
entries_1_archDest <= io_allocateEntry_1_archDest;
|
|
entries_1_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_1_opClass <= io_allocateEntry_1_opClass;
|
|
entries_1_dest <= io_allocateEntry_1_dest;
|
|
entries_1_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_21) begin
|
|
entries_1_archDest <= io_allocateEntry_0_archDest;
|
|
entries_1_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_1_opClass <= io_allocateEntry_0_opClass;
|
|
entries_1_dest <= io_allocateEntry_0_dest;
|
|
entries_1_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_148)
|
|
entries_2_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_22)
|
|
entries_2_robIdx <= tail;
|
|
if (_GEN_658) begin
|
|
entries_2_archDest <= io_allocateEntry_1_archDest;
|
|
entries_2_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_2_opClass <= io_allocateEntry_1_opClass;
|
|
entries_2_dest <= io_allocateEntry_1_dest;
|
|
entries_2_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_23) begin
|
|
entries_2_archDest <= io_allocateEntry_0_archDest;
|
|
entries_2_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_2_opClass <= io_allocateEntry_0_opClass;
|
|
entries_2_dest <= io_allocateEntry_0_dest;
|
|
entries_2_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_149)
|
|
entries_3_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_24)
|
|
entries_3_robIdx <= tail;
|
|
if (_GEN_659) begin
|
|
entries_3_archDest <= io_allocateEntry_1_archDest;
|
|
entries_3_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_3_opClass <= io_allocateEntry_1_opClass;
|
|
entries_3_dest <= io_allocateEntry_1_dest;
|
|
entries_3_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_25) begin
|
|
entries_3_archDest <= io_allocateEntry_0_archDest;
|
|
entries_3_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_3_opClass <= io_allocateEntry_0_opClass;
|
|
entries_3_dest <= io_allocateEntry_0_dest;
|
|
entries_3_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_150)
|
|
entries_4_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_26)
|
|
entries_4_robIdx <= tail;
|
|
if (_GEN_660) begin
|
|
entries_4_archDest <= io_allocateEntry_1_archDest;
|
|
entries_4_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_4_opClass <= io_allocateEntry_1_opClass;
|
|
entries_4_dest <= io_allocateEntry_1_dest;
|
|
entries_4_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_27) begin
|
|
entries_4_archDest <= io_allocateEntry_0_archDest;
|
|
entries_4_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_4_opClass <= io_allocateEntry_0_opClass;
|
|
entries_4_dest <= io_allocateEntry_0_dest;
|
|
entries_4_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_151)
|
|
entries_5_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_28)
|
|
entries_5_robIdx <= tail;
|
|
if (_GEN_661) begin
|
|
entries_5_archDest <= io_allocateEntry_1_archDest;
|
|
entries_5_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_5_opClass <= io_allocateEntry_1_opClass;
|
|
entries_5_dest <= io_allocateEntry_1_dest;
|
|
entries_5_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_29) begin
|
|
entries_5_archDest <= io_allocateEntry_0_archDest;
|
|
entries_5_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_5_opClass <= io_allocateEntry_0_opClass;
|
|
entries_5_dest <= io_allocateEntry_0_dest;
|
|
entries_5_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_152)
|
|
entries_6_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_30)
|
|
entries_6_robIdx <= tail;
|
|
if (_GEN_662) begin
|
|
entries_6_archDest <= io_allocateEntry_1_archDest;
|
|
entries_6_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_6_opClass <= io_allocateEntry_1_opClass;
|
|
entries_6_dest <= io_allocateEntry_1_dest;
|
|
entries_6_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_31) begin
|
|
entries_6_archDest <= io_allocateEntry_0_archDest;
|
|
entries_6_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_6_opClass <= io_allocateEntry_0_opClass;
|
|
entries_6_dest <= io_allocateEntry_0_dest;
|
|
entries_6_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_153)
|
|
entries_7_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_32)
|
|
entries_7_robIdx <= tail;
|
|
if (_GEN_663) begin
|
|
entries_7_archDest <= io_allocateEntry_1_archDest;
|
|
entries_7_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_7_opClass <= io_allocateEntry_1_opClass;
|
|
entries_7_dest <= io_allocateEntry_1_dest;
|
|
entries_7_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_33) begin
|
|
entries_7_archDest <= io_allocateEntry_0_archDest;
|
|
entries_7_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_7_opClass <= io_allocateEntry_0_opClass;
|
|
entries_7_dest <= io_allocateEntry_0_dest;
|
|
entries_7_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_154)
|
|
entries_8_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_34)
|
|
entries_8_robIdx <= tail;
|
|
if (_GEN_664) begin
|
|
entries_8_archDest <= io_allocateEntry_1_archDest;
|
|
entries_8_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_8_opClass <= io_allocateEntry_1_opClass;
|
|
entries_8_dest <= io_allocateEntry_1_dest;
|
|
entries_8_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_35) begin
|
|
entries_8_archDest <= io_allocateEntry_0_archDest;
|
|
entries_8_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_8_opClass <= io_allocateEntry_0_opClass;
|
|
entries_8_dest <= io_allocateEntry_0_dest;
|
|
entries_8_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_155)
|
|
entries_9_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_36)
|
|
entries_9_robIdx <= tail;
|
|
if (_GEN_665) begin
|
|
entries_9_archDest <= io_allocateEntry_1_archDest;
|
|
entries_9_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_9_opClass <= io_allocateEntry_1_opClass;
|
|
entries_9_dest <= io_allocateEntry_1_dest;
|
|
entries_9_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_37) begin
|
|
entries_9_archDest <= io_allocateEntry_0_archDest;
|
|
entries_9_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_9_opClass <= io_allocateEntry_0_opClass;
|
|
entries_9_dest <= io_allocateEntry_0_dest;
|
|
entries_9_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_156)
|
|
entries_10_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_38)
|
|
entries_10_robIdx <= tail;
|
|
if (_GEN_666) begin
|
|
entries_10_archDest <= io_allocateEntry_1_archDest;
|
|
entries_10_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_10_opClass <= io_allocateEntry_1_opClass;
|
|
entries_10_dest <= io_allocateEntry_1_dest;
|
|
entries_10_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_39) begin
|
|
entries_10_archDest <= io_allocateEntry_0_archDest;
|
|
entries_10_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_10_opClass <= io_allocateEntry_0_opClass;
|
|
entries_10_dest <= io_allocateEntry_0_dest;
|
|
entries_10_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_157)
|
|
entries_11_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_40)
|
|
entries_11_robIdx <= tail;
|
|
if (_GEN_667) begin
|
|
entries_11_archDest <= io_allocateEntry_1_archDest;
|
|
entries_11_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_11_opClass <= io_allocateEntry_1_opClass;
|
|
entries_11_dest <= io_allocateEntry_1_dest;
|
|
entries_11_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_41) begin
|
|
entries_11_archDest <= io_allocateEntry_0_archDest;
|
|
entries_11_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_11_opClass <= io_allocateEntry_0_opClass;
|
|
entries_11_dest <= io_allocateEntry_0_dest;
|
|
entries_11_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_158)
|
|
entries_12_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_42)
|
|
entries_12_robIdx <= tail;
|
|
if (_GEN_668) begin
|
|
entries_12_archDest <= io_allocateEntry_1_archDest;
|
|
entries_12_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_12_opClass <= io_allocateEntry_1_opClass;
|
|
entries_12_dest <= io_allocateEntry_1_dest;
|
|
entries_12_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_43) begin
|
|
entries_12_archDest <= io_allocateEntry_0_archDest;
|
|
entries_12_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_12_opClass <= io_allocateEntry_0_opClass;
|
|
entries_12_dest <= io_allocateEntry_0_dest;
|
|
entries_12_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_159)
|
|
entries_13_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_44)
|
|
entries_13_robIdx <= tail;
|
|
if (_GEN_669) begin
|
|
entries_13_archDest <= io_allocateEntry_1_archDest;
|
|
entries_13_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_13_opClass <= io_allocateEntry_1_opClass;
|
|
entries_13_dest <= io_allocateEntry_1_dest;
|
|
entries_13_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_45) begin
|
|
entries_13_archDest <= io_allocateEntry_0_archDest;
|
|
entries_13_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_13_opClass <= io_allocateEntry_0_opClass;
|
|
entries_13_dest <= io_allocateEntry_0_dest;
|
|
entries_13_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_160)
|
|
entries_14_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_46)
|
|
entries_14_robIdx <= tail;
|
|
if (_GEN_670) begin
|
|
entries_14_archDest <= io_allocateEntry_1_archDest;
|
|
entries_14_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_14_opClass <= io_allocateEntry_1_opClass;
|
|
entries_14_dest <= io_allocateEntry_1_dest;
|
|
entries_14_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_47) begin
|
|
entries_14_archDest <= io_allocateEntry_0_archDest;
|
|
entries_14_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_14_opClass <= io_allocateEntry_0_opClass;
|
|
entries_14_dest <= io_allocateEntry_0_dest;
|
|
entries_14_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_161)
|
|
entries_15_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_48)
|
|
entries_15_robIdx <= tail;
|
|
if (_GEN_671) begin
|
|
entries_15_archDest <= io_allocateEntry_1_archDest;
|
|
entries_15_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_15_opClass <= io_allocateEntry_1_opClass;
|
|
entries_15_dest <= io_allocateEntry_1_dest;
|
|
entries_15_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_49) begin
|
|
entries_15_archDest <= io_allocateEntry_0_archDest;
|
|
entries_15_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_15_opClass <= io_allocateEntry_0_opClass;
|
|
entries_15_dest <= io_allocateEntry_0_dest;
|
|
entries_15_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_162)
|
|
entries_16_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_50)
|
|
entries_16_robIdx <= tail;
|
|
if (_GEN_672) begin
|
|
entries_16_archDest <= io_allocateEntry_1_archDest;
|
|
entries_16_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_16_opClass <= io_allocateEntry_1_opClass;
|
|
entries_16_dest <= io_allocateEntry_1_dest;
|
|
entries_16_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_51) begin
|
|
entries_16_archDest <= io_allocateEntry_0_archDest;
|
|
entries_16_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_16_opClass <= io_allocateEntry_0_opClass;
|
|
entries_16_dest <= io_allocateEntry_0_dest;
|
|
entries_16_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_163)
|
|
entries_17_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_52)
|
|
entries_17_robIdx <= tail;
|
|
if (_GEN_673) begin
|
|
entries_17_archDest <= io_allocateEntry_1_archDest;
|
|
entries_17_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_17_opClass <= io_allocateEntry_1_opClass;
|
|
entries_17_dest <= io_allocateEntry_1_dest;
|
|
entries_17_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_53) begin
|
|
entries_17_archDest <= io_allocateEntry_0_archDest;
|
|
entries_17_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_17_opClass <= io_allocateEntry_0_opClass;
|
|
entries_17_dest <= io_allocateEntry_0_dest;
|
|
entries_17_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_164)
|
|
entries_18_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_54)
|
|
entries_18_robIdx <= tail;
|
|
if (_GEN_674) begin
|
|
entries_18_archDest <= io_allocateEntry_1_archDest;
|
|
entries_18_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_18_opClass <= io_allocateEntry_1_opClass;
|
|
entries_18_dest <= io_allocateEntry_1_dest;
|
|
entries_18_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_55) begin
|
|
entries_18_archDest <= io_allocateEntry_0_archDest;
|
|
entries_18_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_18_opClass <= io_allocateEntry_0_opClass;
|
|
entries_18_dest <= io_allocateEntry_0_dest;
|
|
entries_18_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_165)
|
|
entries_19_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_56)
|
|
entries_19_robIdx <= tail;
|
|
if (_GEN_675) begin
|
|
entries_19_archDest <= io_allocateEntry_1_archDest;
|
|
entries_19_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_19_opClass <= io_allocateEntry_1_opClass;
|
|
entries_19_dest <= io_allocateEntry_1_dest;
|
|
entries_19_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_57) begin
|
|
entries_19_archDest <= io_allocateEntry_0_archDest;
|
|
entries_19_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_19_opClass <= io_allocateEntry_0_opClass;
|
|
entries_19_dest <= io_allocateEntry_0_dest;
|
|
entries_19_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_166)
|
|
entries_20_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_58)
|
|
entries_20_robIdx <= tail;
|
|
if (_GEN_676) begin
|
|
entries_20_archDest <= io_allocateEntry_1_archDest;
|
|
entries_20_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_20_opClass <= io_allocateEntry_1_opClass;
|
|
entries_20_dest <= io_allocateEntry_1_dest;
|
|
entries_20_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_59) begin
|
|
entries_20_archDest <= io_allocateEntry_0_archDest;
|
|
entries_20_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_20_opClass <= io_allocateEntry_0_opClass;
|
|
entries_20_dest <= io_allocateEntry_0_dest;
|
|
entries_20_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_167)
|
|
entries_21_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_60)
|
|
entries_21_robIdx <= tail;
|
|
if (_GEN_677) begin
|
|
entries_21_archDest <= io_allocateEntry_1_archDest;
|
|
entries_21_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_21_opClass <= io_allocateEntry_1_opClass;
|
|
entries_21_dest <= io_allocateEntry_1_dest;
|
|
entries_21_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_61) begin
|
|
entries_21_archDest <= io_allocateEntry_0_archDest;
|
|
entries_21_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_21_opClass <= io_allocateEntry_0_opClass;
|
|
entries_21_dest <= io_allocateEntry_0_dest;
|
|
entries_21_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_168)
|
|
entries_22_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_62)
|
|
entries_22_robIdx <= tail;
|
|
if (_GEN_678) begin
|
|
entries_22_archDest <= io_allocateEntry_1_archDest;
|
|
entries_22_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_22_opClass <= io_allocateEntry_1_opClass;
|
|
entries_22_dest <= io_allocateEntry_1_dest;
|
|
entries_22_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_63) begin
|
|
entries_22_archDest <= io_allocateEntry_0_archDest;
|
|
entries_22_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_22_opClass <= io_allocateEntry_0_opClass;
|
|
entries_22_dest <= io_allocateEntry_0_dest;
|
|
entries_22_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_169)
|
|
entries_23_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_64)
|
|
entries_23_robIdx <= tail;
|
|
if (_GEN_679) begin
|
|
entries_23_archDest <= io_allocateEntry_1_archDest;
|
|
entries_23_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_23_opClass <= io_allocateEntry_1_opClass;
|
|
entries_23_dest <= io_allocateEntry_1_dest;
|
|
entries_23_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_65) begin
|
|
entries_23_archDest <= io_allocateEntry_0_archDest;
|
|
entries_23_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_23_opClass <= io_allocateEntry_0_opClass;
|
|
entries_23_dest <= io_allocateEntry_0_dest;
|
|
entries_23_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_170)
|
|
entries_24_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_66)
|
|
entries_24_robIdx <= tail;
|
|
if (_GEN_680) begin
|
|
entries_24_archDest <= io_allocateEntry_1_archDest;
|
|
entries_24_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_24_opClass <= io_allocateEntry_1_opClass;
|
|
entries_24_dest <= io_allocateEntry_1_dest;
|
|
entries_24_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_67) begin
|
|
entries_24_archDest <= io_allocateEntry_0_archDest;
|
|
entries_24_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_24_opClass <= io_allocateEntry_0_opClass;
|
|
entries_24_dest <= io_allocateEntry_0_dest;
|
|
entries_24_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_171)
|
|
entries_25_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_68)
|
|
entries_25_robIdx <= tail;
|
|
if (_GEN_681) begin
|
|
entries_25_archDest <= io_allocateEntry_1_archDest;
|
|
entries_25_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_25_opClass <= io_allocateEntry_1_opClass;
|
|
entries_25_dest <= io_allocateEntry_1_dest;
|
|
entries_25_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_69) begin
|
|
entries_25_archDest <= io_allocateEntry_0_archDest;
|
|
entries_25_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_25_opClass <= io_allocateEntry_0_opClass;
|
|
entries_25_dest <= io_allocateEntry_0_dest;
|
|
entries_25_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_172)
|
|
entries_26_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_70)
|
|
entries_26_robIdx <= tail;
|
|
if (_GEN_682) begin
|
|
entries_26_archDest <= io_allocateEntry_1_archDest;
|
|
entries_26_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_26_opClass <= io_allocateEntry_1_opClass;
|
|
entries_26_dest <= io_allocateEntry_1_dest;
|
|
entries_26_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_71) begin
|
|
entries_26_archDest <= io_allocateEntry_0_archDest;
|
|
entries_26_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_26_opClass <= io_allocateEntry_0_opClass;
|
|
entries_26_dest <= io_allocateEntry_0_dest;
|
|
entries_26_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_173)
|
|
entries_27_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_72)
|
|
entries_27_robIdx <= tail;
|
|
if (_GEN_683) begin
|
|
entries_27_archDest <= io_allocateEntry_1_archDest;
|
|
entries_27_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_27_opClass <= io_allocateEntry_1_opClass;
|
|
entries_27_dest <= io_allocateEntry_1_dest;
|
|
entries_27_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_73) begin
|
|
entries_27_archDest <= io_allocateEntry_0_archDest;
|
|
entries_27_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_27_opClass <= io_allocateEntry_0_opClass;
|
|
entries_27_dest <= io_allocateEntry_0_dest;
|
|
entries_27_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_174)
|
|
entries_28_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_74)
|
|
entries_28_robIdx <= tail;
|
|
if (_GEN_684) begin
|
|
entries_28_archDest <= io_allocateEntry_1_archDest;
|
|
entries_28_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_28_opClass <= io_allocateEntry_1_opClass;
|
|
entries_28_dest <= io_allocateEntry_1_dest;
|
|
entries_28_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_75) begin
|
|
entries_28_archDest <= io_allocateEntry_0_archDest;
|
|
entries_28_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_28_opClass <= io_allocateEntry_0_opClass;
|
|
entries_28_dest <= io_allocateEntry_0_dest;
|
|
entries_28_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_175)
|
|
entries_29_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_76)
|
|
entries_29_robIdx <= tail;
|
|
if (_GEN_685) begin
|
|
entries_29_archDest <= io_allocateEntry_1_archDest;
|
|
entries_29_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_29_opClass <= io_allocateEntry_1_opClass;
|
|
entries_29_dest <= io_allocateEntry_1_dest;
|
|
entries_29_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_77) begin
|
|
entries_29_archDest <= io_allocateEntry_0_archDest;
|
|
entries_29_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_29_opClass <= io_allocateEntry_0_opClass;
|
|
entries_29_dest <= io_allocateEntry_0_dest;
|
|
entries_29_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_176)
|
|
entries_30_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_78)
|
|
entries_30_robIdx <= tail;
|
|
if (_GEN_686) begin
|
|
entries_30_archDest <= io_allocateEntry_1_archDest;
|
|
entries_30_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_30_opClass <= io_allocateEntry_1_opClass;
|
|
entries_30_dest <= io_allocateEntry_1_dest;
|
|
entries_30_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_79) begin
|
|
entries_30_archDest <= io_allocateEntry_0_archDest;
|
|
entries_30_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_30_opClass <= io_allocateEntry_0_opClass;
|
|
entries_30_dest <= io_allocateEntry_0_dest;
|
|
entries_30_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_177)
|
|
entries_31_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_80)
|
|
entries_31_robIdx <= tail;
|
|
if (_GEN_687) begin
|
|
entries_31_archDest <= io_allocateEntry_1_archDest;
|
|
entries_31_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_31_opClass <= io_allocateEntry_1_opClass;
|
|
entries_31_dest <= io_allocateEntry_1_dest;
|
|
entries_31_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_81) begin
|
|
entries_31_archDest <= io_allocateEntry_0_archDest;
|
|
entries_31_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_31_opClass <= io_allocateEntry_0_opClass;
|
|
entries_31_dest <= io_allocateEntry_0_dest;
|
|
entries_31_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_178)
|
|
entries_32_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_82)
|
|
entries_32_robIdx <= tail;
|
|
if (_GEN_688) begin
|
|
entries_32_archDest <= io_allocateEntry_1_archDest;
|
|
entries_32_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_32_opClass <= io_allocateEntry_1_opClass;
|
|
entries_32_dest <= io_allocateEntry_1_dest;
|
|
entries_32_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_83) begin
|
|
entries_32_archDest <= io_allocateEntry_0_archDest;
|
|
entries_32_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_32_opClass <= io_allocateEntry_0_opClass;
|
|
entries_32_dest <= io_allocateEntry_0_dest;
|
|
entries_32_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_179)
|
|
entries_33_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_84)
|
|
entries_33_robIdx <= tail;
|
|
if (_GEN_689) begin
|
|
entries_33_archDest <= io_allocateEntry_1_archDest;
|
|
entries_33_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_33_opClass <= io_allocateEntry_1_opClass;
|
|
entries_33_dest <= io_allocateEntry_1_dest;
|
|
entries_33_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_85) begin
|
|
entries_33_archDest <= io_allocateEntry_0_archDest;
|
|
entries_33_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_33_opClass <= io_allocateEntry_0_opClass;
|
|
entries_33_dest <= io_allocateEntry_0_dest;
|
|
entries_33_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_180)
|
|
entries_34_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_86)
|
|
entries_34_robIdx <= tail;
|
|
if (_GEN_690) begin
|
|
entries_34_archDest <= io_allocateEntry_1_archDest;
|
|
entries_34_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_34_opClass <= io_allocateEntry_1_opClass;
|
|
entries_34_dest <= io_allocateEntry_1_dest;
|
|
entries_34_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_87) begin
|
|
entries_34_archDest <= io_allocateEntry_0_archDest;
|
|
entries_34_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_34_opClass <= io_allocateEntry_0_opClass;
|
|
entries_34_dest <= io_allocateEntry_0_dest;
|
|
entries_34_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_181)
|
|
entries_35_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_88)
|
|
entries_35_robIdx <= tail;
|
|
if (_GEN_691) begin
|
|
entries_35_archDest <= io_allocateEntry_1_archDest;
|
|
entries_35_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_35_opClass <= io_allocateEntry_1_opClass;
|
|
entries_35_dest <= io_allocateEntry_1_dest;
|
|
entries_35_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_89) begin
|
|
entries_35_archDest <= io_allocateEntry_0_archDest;
|
|
entries_35_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_35_opClass <= io_allocateEntry_0_opClass;
|
|
entries_35_dest <= io_allocateEntry_0_dest;
|
|
entries_35_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_182)
|
|
entries_36_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_90)
|
|
entries_36_robIdx <= tail;
|
|
if (_GEN_692) begin
|
|
entries_36_archDest <= io_allocateEntry_1_archDest;
|
|
entries_36_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_36_opClass <= io_allocateEntry_1_opClass;
|
|
entries_36_dest <= io_allocateEntry_1_dest;
|
|
entries_36_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_91) begin
|
|
entries_36_archDest <= io_allocateEntry_0_archDest;
|
|
entries_36_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_36_opClass <= io_allocateEntry_0_opClass;
|
|
entries_36_dest <= io_allocateEntry_0_dest;
|
|
entries_36_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_183)
|
|
entries_37_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_92)
|
|
entries_37_robIdx <= tail;
|
|
if (_GEN_693) begin
|
|
entries_37_archDest <= io_allocateEntry_1_archDest;
|
|
entries_37_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_37_opClass <= io_allocateEntry_1_opClass;
|
|
entries_37_dest <= io_allocateEntry_1_dest;
|
|
entries_37_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_93) begin
|
|
entries_37_archDest <= io_allocateEntry_0_archDest;
|
|
entries_37_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_37_opClass <= io_allocateEntry_0_opClass;
|
|
entries_37_dest <= io_allocateEntry_0_dest;
|
|
entries_37_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_184)
|
|
entries_38_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_94)
|
|
entries_38_robIdx <= tail;
|
|
if (_GEN_694) begin
|
|
entries_38_archDest <= io_allocateEntry_1_archDest;
|
|
entries_38_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_38_opClass <= io_allocateEntry_1_opClass;
|
|
entries_38_dest <= io_allocateEntry_1_dest;
|
|
entries_38_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_95) begin
|
|
entries_38_archDest <= io_allocateEntry_0_archDest;
|
|
entries_38_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_38_opClass <= io_allocateEntry_0_opClass;
|
|
entries_38_dest <= io_allocateEntry_0_dest;
|
|
entries_38_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_185)
|
|
entries_39_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_96)
|
|
entries_39_robIdx <= tail;
|
|
if (_GEN_695) begin
|
|
entries_39_archDest <= io_allocateEntry_1_archDest;
|
|
entries_39_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_39_opClass <= io_allocateEntry_1_opClass;
|
|
entries_39_dest <= io_allocateEntry_1_dest;
|
|
entries_39_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_97) begin
|
|
entries_39_archDest <= io_allocateEntry_0_archDest;
|
|
entries_39_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_39_opClass <= io_allocateEntry_0_opClass;
|
|
entries_39_dest <= io_allocateEntry_0_dest;
|
|
entries_39_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_186)
|
|
entries_40_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_98)
|
|
entries_40_robIdx <= tail;
|
|
if (_GEN_696) begin
|
|
entries_40_archDest <= io_allocateEntry_1_archDest;
|
|
entries_40_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_40_opClass <= io_allocateEntry_1_opClass;
|
|
entries_40_dest <= io_allocateEntry_1_dest;
|
|
entries_40_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_99) begin
|
|
entries_40_archDest <= io_allocateEntry_0_archDest;
|
|
entries_40_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_40_opClass <= io_allocateEntry_0_opClass;
|
|
entries_40_dest <= io_allocateEntry_0_dest;
|
|
entries_40_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_187)
|
|
entries_41_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_100)
|
|
entries_41_robIdx <= tail;
|
|
if (_GEN_697) begin
|
|
entries_41_archDest <= io_allocateEntry_1_archDest;
|
|
entries_41_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_41_opClass <= io_allocateEntry_1_opClass;
|
|
entries_41_dest <= io_allocateEntry_1_dest;
|
|
entries_41_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_101) begin
|
|
entries_41_archDest <= io_allocateEntry_0_archDest;
|
|
entries_41_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_41_opClass <= io_allocateEntry_0_opClass;
|
|
entries_41_dest <= io_allocateEntry_0_dest;
|
|
entries_41_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_188)
|
|
entries_42_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_102)
|
|
entries_42_robIdx <= tail;
|
|
if (_GEN_698) begin
|
|
entries_42_archDest <= io_allocateEntry_1_archDest;
|
|
entries_42_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_42_opClass <= io_allocateEntry_1_opClass;
|
|
entries_42_dest <= io_allocateEntry_1_dest;
|
|
entries_42_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_103) begin
|
|
entries_42_archDest <= io_allocateEntry_0_archDest;
|
|
entries_42_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_42_opClass <= io_allocateEntry_0_opClass;
|
|
entries_42_dest <= io_allocateEntry_0_dest;
|
|
entries_42_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_189)
|
|
entries_43_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_104)
|
|
entries_43_robIdx <= tail;
|
|
if (_GEN_699) begin
|
|
entries_43_archDest <= io_allocateEntry_1_archDest;
|
|
entries_43_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_43_opClass <= io_allocateEntry_1_opClass;
|
|
entries_43_dest <= io_allocateEntry_1_dest;
|
|
entries_43_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_105) begin
|
|
entries_43_archDest <= io_allocateEntry_0_archDest;
|
|
entries_43_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_43_opClass <= io_allocateEntry_0_opClass;
|
|
entries_43_dest <= io_allocateEntry_0_dest;
|
|
entries_43_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_190)
|
|
entries_44_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_106)
|
|
entries_44_robIdx <= tail;
|
|
if (_GEN_700) begin
|
|
entries_44_archDest <= io_allocateEntry_1_archDest;
|
|
entries_44_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_44_opClass <= io_allocateEntry_1_opClass;
|
|
entries_44_dest <= io_allocateEntry_1_dest;
|
|
entries_44_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_107) begin
|
|
entries_44_archDest <= io_allocateEntry_0_archDest;
|
|
entries_44_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_44_opClass <= io_allocateEntry_0_opClass;
|
|
entries_44_dest <= io_allocateEntry_0_dest;
|
|
entries_44_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_191)
|
|
entries_45_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_108)
|
|
entries_45_robIdx <= tail;
|
|
if (_GEN_701) begin
|
|
entries_45_archDest <= io_allocateEntry_1_archDest;
|
|
entries_45_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_45_opClass <= io_allocateEntry_1_opClass;
|
|
entries_45_dest <= io_allocateEntry_1_dest;
|
|
entries_45_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_109) begin
|
|
entries_45_archDest <= io_allocateEntry_0_archDest;
|
|
entries_45_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_45_opClass <= io_allocateEntry_0_opClass;
|
|
entries_45_dest <= io_allocateEntry_0_dest;
|
|
entries_45_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_192)
|
|
entries_46_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_110)
|
|
entries_46_robIdx <= tail;
|
|
if (_GEN_702) begin
|
|
entries_46_archDest <= io_allocateEntry_1_archDest;
|
|
entries_46_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_46_opClass <= io_allocateEntry_1_opClass;
|
|
entries_46_dest <= io_allocateEntry_1_dest;
|
|
entries_46_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_111) begin
|
|
entries_46_archDest <= io_allocateEntry_0_archDest;
|
|
entries_46_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_46_opClass <= io_allocateEntry_0_opClass;
|
|
entries_46_dest <= io_allocateEntry_0_dest;
|
|
entries_46_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_193)
|
|
entries_47_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_112)
|
|
entries_47_robIdx <= tail;
|
|
if (_GEN_703) begin
|
|
entries_47_archDest <= io_allocateEntry_1_archDest;
|
|
entries_47_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_47_opClass <= io_allocateEntry_1_opClass;
|
|
entries_47_dest <= io_allocateEntry_1_dest;
|
|
entries_47_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_113) begin
|
|
entries_47_archDest <= io_allocateEntry_0_archDest;
|
|
entries_47_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_47_opClass <= io_allocateEntry_0_opClass;
|
|
entries_47_dest <= io_allocateEntry_0_dest;
|
|
entries_47_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_194)
|
|
entries_48_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_114)
|
|
entries_48_robIdx <= tail;
|
|
if (_GEN_704) begin
|
|
entries_48_archDest <= io_allocateEntry_1_archDest;
|
|
entries_48_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_48_opClass <= io_allocateEntry_1_opClass;
|
|
entries_48_dest <= io_allocateEntry_1_dest;
|
|
entries_48_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_115) begin
|
|
entries_48_archDest <= io_allocateEntry_0_archDest;
|
|
entries_48_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_48_opClass <= io_allocateEntry_0_opClass;
|
|
entries_48_dest <= io_allocateEntry_0_dest;
|
|
entries_48_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_195)
|
|
entries_49_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_116)
|
|
entries_49_robIdx <= tail;
|
|
if (_GEN_705) begin
|
|
entries_49_archDest <= io_allocateEntry_1_archDest;
|
|
entries_49_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_49_opClass <= io_allocateEntry_1_opClass;
|
|
entries_49_dest <= io_allocateEntry_1_dest;
|
|
entries_49_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_117) begin
|
|
entries_49_archDest <= io_allocateEntry_0_archDest;
|
|
entries_49_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_49_opClass <= io_allocateEntry_0_opClass;
|
|
entries_49_dest <= io_allocateEntry_0_dest;
|
|
entries_49_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_196)
|
|
entries_50_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_118)
|
|
entries_50_robIdx <= tail;
|
|
if (_GEN_706) begin
|
|
entries_50_archDest <= io_allocateEntry_1_archDest;
|
|
entries_50_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_50_opClass <= io_allocateEntry_1_opClass;
|
|
entries_50_dest <= io_allocateEntry_1_dest;
|
|
entries_50_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_119) begin
|
|
entries_50_archDest <= io_allocateEntry_0_archDest;
|
|
entries_50_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_50_opClass <= io_allocateEntry_0_opClass;
|
|
entries_50_dest <= io_allocateEntry_0_dest;
|
|
entries_50_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_197)
|
|
entries_51_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_120)
|
|
entries_51_robIdx <= tail;
|
|
if (_GEN_707) begin
|
|
entries_51_archDest <= io_allocateEntry_1_archDest;
|
|
entries_51_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_51_opClass <= io_allocateEntry_1_opClass;
|
|
entries_51_dest <= io_allocateEntry_1_dest;
|
|
entries_51_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_121) begin
|
|
entries_51_archDest <= io_allocateEntry_0_archDest;
|
|
entries_51_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_51_opClass <= io_allocateEntry_0_opClass;
|
|
entries_51_dest <= io_allocateEntry_0_dest;
|
|
entries_51_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_198)
|
|
entries_52_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_122)
|
|
entries_52_robIdx <= tail;
|
|
if (_GEN_708) begin
|
|
entries_52_archDest <= io_allocateEntry_1_archDest;
|
|
entries_52_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_52_opClass <= io_allocateEntry_1_opClass;
|
|
entries_52_dest <= io_allocateEntry_1_dest;
|
|
entries_52_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_123) begin
|
|
entries_52_archDest <= io_allocateEntry_0_archDest;
|
|
entries_52_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_52_opClass <= io_allocateEntry_0_opClass;
|
|
entries_52_dest <= io_allocateEntry_0_dest;
|
|
entries_52_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_199)
|
|
entries_53_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_124)
|
|
entries_53_robIdx <= tail;
|
|
if (_GEN_709) begin
|
|
entries_53_archDest <= io_allocateEntry_1_archDest;
|
|
entries_53_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_53_opClass <= io_allocateEntry_1_opClass;
|
|
entries_53_dest <= io_allocateEntry_1_dest;
|
|
entries_53_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_125) begin
|
|
entries_53_archDest <= io_allocateEntry_0_archDest;
|
|
entries_53_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_53_opClass <= io_allocateEntry_0_opClass;
|
|
entries_53_dest <= io_allocateEntry_0_dest;
|
|
entries_53_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_200)
|
|
entries_54_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_126)
|
|
entries_54_robIdx <= tail;
|
|
if (_GEN_710) begin
|
|
entries_54_archDest <= io_allocateEntry_1_archDest;
|
|
entries_54_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_54_opClass <= io_allocateEntry_1_opClass;
|
|
entries_54_dest <= io_allocateEntry_1_dest;
|
|
entries_54_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_127) begin
|
|
entries_54_archDest <= io_allocateEntry_0_archDest;
|
|
entries_54_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_54_opClass <= io_allocateEntry_0_opClass;
|
|
entries_54_dest <= io_allocateEntry_0_dest;
|
|
entries_54_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_201)
|
|
entries_55_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_128)
|
|
entries_55_robIdx <= tail;
|
|
if (_GEN_711) begin
|
|
entries_55_archDest <= io_allocateEntry_1_archDest;
|
|
entries_55_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_55_opClass <= io_allocateEntry_1_opClass;
|
|
entries_55_dest <= io_allocateEntry_1_dest;
|
|
entries_55_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_129) begin
|
|
entries_55_archDest <= io_allocateEntry_0_archDest;
|
|
entries_55_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_55_opClass <= io_allocateEntry_0_opClass;
|
|
entries_55_dest <= io_allocateEntry_0_dest;
|
|
entries_55_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_202)
|
|
entries_56_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_130)
|
|
entries_56_robIdx <= tail;
|
|
if (_GEN_712) begin
|
|
entries_56_archDest <= io_allocateEntry_1_archDest;
|
|
entries_56_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_56_opClass <= io_allocateEntry_1_opClass;
|
|
entries_56_dest <= io_allocateEntry_1_dest;
|
|
entries_56_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_131) begin
|
|
entries_56_archDest <= io_allocateEntry_0_archDest;
|
|
entries_56_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_56_opClass <= io_allocateEntry_0_opClass;
|
|
entries_56_dest <= io_allocateEntry_0_dest;
|
|
entries_56_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_203)
|
|
entries_57_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_132)
|
|
entries_57_robIdx <= tail;
|
|
if (_GEN_713) begin
|
|
entries_57_archDest <= io_allocateEntry_1_archDest;
|
|
entries_57_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_57_opClass <= io_allocateEntry_1_opClass;
|
|
entries_57_dest <= io_allocateEntry_1_dest;
|
|
entries_57_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_133) begin
|
|
entries_57_archDest <= io_allocateEntry_0_archDest;
|
|
entries_57_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_57_opClass <= io_allocateEntry_0_opClass;
|
|
entries_57_dest <= io_allocateEntry_0_dest;
|
|
entries_57_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_204)
|
|
entries_58_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_134)
|
|
entries_58_robIdx <= tail;
|
|
if (_GEN_714) begin
|
|
entries_58_archDest <= io_allocateEntry_1_archDest;
|
|
entries_58_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_58_opClass <= io_allocateEntry_1_opClass;
|
|
entries_58_dest <= io_allocateEntry_1_dest;
|
|
entries_58_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_135) begin
|
|
entries_58_archDest <= io_allocateEntry_0_archDest;
|
|
entries_58_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_58_opClass <= io_allocateEntry_0_opClass;
|
|
entries_58_dest <= io_allocateEntry_0_dest;
|
|
entries_58_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_205)
|
|
entries_59_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_136)
|
|
entries_59_robIdx <= tail;
|
|
if (_GEN_715) begin
|
|
entries_59_archDest <= io_allocateEntry_1_archDest;
|
|
entries_59_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_59_opClass <= io_allocateEntry_1_opClass;
|
|
entries_59_dest <= io_allocateEntry_1_dest;
|
|
entries_59_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_137) begin
|
|
entries_59_archDest <= io_allocateEntry_0_archDest;
|
|
entries_59_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_59_opClass <= io_allocateEntry_0_opClass;
|
|
entries_59_dest <= io_allocateEntry_0_dest;
|
|
entries_59_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_206)
|
|
entries_60_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_138)
|
|
entries_60_robIdx <= tail;
|
|
if (_GEN_716) begin
|
|
entries_60_archDest <= io_allocateEntry_1_archDest;
|
|
entries_60_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_60_opClass <= io_allocateEntry_1_opClass;
|
|
entries_60_dest <= io_allocateEntry_1_dest;
|
|
entries_60_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_139) begin
|
|
entries_60_archDest <= io_allocateEntry_0_archDest;
|
|
entries_60_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_60_opClass <= io_allocateEntry_0_opClass;
|
|
entries_60_dest <= io_allocateEntry_0_dest;
|
|
entries_60_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_207)
|
|
entries_61_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_140)
|
|
entries_61_robIdx <= tail;
|
|
if (_GEN_717) begin
|
|
entries_61_archDest <= io_allocateEntry_1_archDest;
|
|
entries_61_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_61_opClass <= io_allocateEntry_1_opClass;
|
|
entries_61_dest <= io_allocateEntry_1_dest;
|
|
entries_61_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_141) begin
|
|
entries_61_archDest <= io_allocateEntry_0_archDest;
|
|
entries_61_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_61_opClass <= io_allocateEntry_0_opClass;
|
|
entries_61_dest <= io_allocateEntry_0_dest;
|
|
entries_61_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & _GEN_208)
|
|
entries_62_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & _GEN_142)
|
|
entries_62_robIdx <= tail;
|
|
if (_GEN_718) begin
|
|
entries_62_archDest <= io_allocateEntry_1_archDest;
|
|
entries_62_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_62_opClass <= io_allocateEntry_1_opClass;
|
|
entries_62_dest <= io_allocateEntry_1_dest;
|
|
entries_62_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_143) begin
|
|
entries_62_archDest <= io_allocateEntry_0_archDest;
|
|
entries_62_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_62_opClass <= io_allocateEntry_0_opClass;
|
|
entries_62_dest <= io_allocateEntry_0_dest;
|
|
entries_62_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_145 & (&_tail1_T))
|
|
entries_63_robIdx <= _tail1_T;
|
|
else if (_GEN_17 & (&tail))
|
|
entries_63_robIdx <= tail;
|
|
if (_GEN_719) begin
|
|
entries_63_archDest <= io_allocateEntry_1_archDest;
|
|
entries_63_writesDest <= io_allocateEntry_1_writesDest;
|
|
entries_63_opClass <= io_allocateEntry_1_opClass;
|
|
entries_63_dest <= io_allocateEntry_1_dest;
|
|
entries_63_oldDest <= io_allocateEntry_1_oldDest;
|
|
end
|
|
else if (_GEN_144) begin
|
|
entries_63_archDest <= io_allocateEntry_0_archDest;
|
|
entries_63_writesDest <= io_allocateEntry_0_writesDest;
|
|
entries_63_opClass <= io_allocateEntry_0_opClass;
|
|
entries_63_dest <= io_allocateEntry_0_dest;
|
|
entries_63_oldDest <= io_allocateEntry_0_oldDest;
|
|
end
|
|
if (_GEN_528) begin
|
|
exceptionCause_0 <= io_completeCause_1;
|
|
badAddr_0 <= io_completeBadAddr_1;
|
|
redirectPc_0 <= io_completeRedirectPc_1;
|
|
csrAddr_0 <= io_completeCsrAddr_1;
|
|
csrCmd_0 <= io_completeCsrCmd_1;
|
|
csrRs1_0 <= io_completeCsrRs1_1;
|
|
csrZimm_0 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_401) begin
|
|
exceptionCause_0 <= io_completeCause_0;
|
|
badAddr_0 <= io_completeBadAddr_0;
|
|
redirectPc_0 <= io_completeRedirectPc_0;
|
|
csrAddr_0 <= io_completeCsrAddr_0;
|
|
csrCmd_0 <= io_completeCsrCmd_0;
|
|
csrRs1_0 <= io_completeCsrRs1_0;
|
|
csrZimm_0 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_656 | _GEN_19) begin
|
|
exceptionCause_0 <= 64'h0;
|
|
badAddr_0 <= 64'h0;
|
|
redirectPc_0 <= 64'h0;
|
|
csrAddr_0 <= 12'h0;
|
|
csrCmd_0 <= 3'h0;
|
|
csrRs1_0 <= 64'h0;
|
|
csrZimm_0 <= 5'h0;
|
|
end
|
|
if (_GEN_529) begin
|
|
exceptionCause_1 <= io_completeCause_1;
|
|
badAddr_1 <= io_completeBadAddr_1;
|
|
redirectPc_1 <= io_completeRedirectPc_1;
|
|
csrAddr_1 <= io_completeCsrAddr_1;
|
|
csrCmd_1 <= io_completeCsrCmd_1;
|
|
csrRs1_1 <= io_completeCsrRs1_1;
|
|
csrZimm_1 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_402) begin
|
|
exceptionCause_1 <= io_completeCause_0;
|
|
badAddr_1 <= io_completeBadAddr_0;
|
|
redirectPc_1 <= io_completeRedirectPc_0;
|
|
csrAddr_1 <= io_completeCsrAddr_0;
|
|
csrCmd_1 <= io_completeCsrCmd_0;
|
|
csrRs1_1 <= io_completeCsrRs1_0;
|
|
csrZimm_1 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_657 | _GEN_21) begin
|
|
exceptionCause_1 <= 64'h0;
|
|
badAddr_1 <= 64'h0;
|
|
redirectPc_1 <= 64'h0;
|
|
csrAddr_1 <= 12'h0;
|
|
csrCmd_1 <= 3'h0;
|
|
csrRs1_1 <= 64'h0;
|
|
csrZimm_1 <= 5'h0;
|
|
end
|
|
if (_GEN_530) begin
|
|
exceptionCause_2 <= io_completeCause_1;
|
|
badAddr_2 <= io_completeBadAddr_1;
|
|
redirectPc_2 <= io_completeRedirectPc_1;
|
|
csrAddr_2 <= io_completeCsrAddr_1;
|
|
csrCmd_2 <= io_completeCsrCmd_1;
|
|
csrRs1_2 <= io_completeCsrRs1_1;
|
|
csrZimm_2 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_403) begin
|
|
exceptionCause_2 <= io_completeCause_0;
|
|
badAddr_2 <= io_completeBadAddr_0;
|
|
redirectPc_2 <= io_completeRedirectPc_0;
|
|
csrAddr_2 <= io_completeCsrAddr_0;
|
|
csrCmd_2 <= io_completeCsrCmd_0;
|
|
csrRs1_2 <= io_completeCsrRs1_0;
|
|
csrZimm_2 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_658 | _GEN_23) begin
|
|
exceptionCause_2 <= 64'h0;
|
|
badAddr_2 <= 64'h0;
|
|
redirectPc_2 <= 64'h0;
|
|
csrAddr_2 <= 12'h0;
|
|
csrCmd_2 <= 3'h0;
|
|
csrRs1_2 <= 64'h0;
|
|
csrZimm_2 <= 5'h0;
|
|
end
|
|
if (_GEN_531) begin
|
|
exceptionCause_3 <= io_completeCause_1;
|
|
badAddr_3 <= io_completeBadAddr_1;
|
|
redirectPc_3 <= io_completeRedirectPc_1;
|
|
csrAddr_3 <= io_completeCsrAddr_1;
|
|
csrCmd_3 <= io_completeCsrCmd_1;
|
|
csrRs1_3 <= io_completeCsrRs1_1;
|
|
csrZimm_3 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_404) begin
|
|
exceptionCause_3 <= io_completeCause_0;
|
|
badAddr_3 <= io_completeBadAddr_0;
|
|
redirectPc_3 <= io_completeRedirectPc_0;
|
|
csrAddr_3 <= io_completeCsrAddr_0;
|
|
csrCmd_3 <= io_completeCsrCmd_0;
|
|
csrRs1_3 <= io_completeCsrRs1_0;
|
|
csrZimm_3 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_659 | _GEN_25) begin
|
|
exceptionCause_3 <= 64'h0;
|
|
badAddr_3 <= 64'h0;
|
|
redirectPc_3 <= 64'h0;
|
|
csrAddr_3 <= 12'h0;
|
|
csrCmd_3 <= 3'h0;
|
|
csrRs1_3 <= 64'h0;
|
|
csrZimm_3 <= 5'h0;
|
|
end
|
|
if (_GEN_532) begin
|
|
exceptionCause_4 <= io_completeCause_1;
|
|
badAddr_4 <= io_completeBadAddr_1;
|
|
redirectPc_4 <= io_completeRedirectPc_1;
|
|
csrAddr_4 <= io_completeCsrAddr_1;
|
|
csrCmd_4 <= io_completeCsrCmd_1;
|
|
csrRs1_4 <= io_completeCsrRs1_1;
|
|
csrZimm_4 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_405) begin
|
|
exceptionCause_4 <= io_completeCause_0;
|
|
badAddr_4 <= io_completeBadAddr_0;
|
|
redirectPc_4 <= io_completeRedirectPc_0;
|
|
csrAddr_4 <= io_completeCsrAddr_0;
|
|
csrCmd_4 <= io_completeCsrCmd_0;
|
|
csrRs1_4 <= io_completeCsrRs1_0;
|
|
csrZimm_4 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_660 | _GEN_27) begin
|
|
exceptionCause_4 <= 64'h0;
|
|
badAddr_4 <= 64'h0;
|
|
redirectPc_4 <= 64'h0;
|
|
csrAddr_4 <= 12'h0;
|
|
csrCmd_4 <= 3'h0;
|
|
csrRs1_4 <= 64'h0;
|
|
csrZimm_4 <= 5'h0;
|
|
end
|
|
if (_GEN_533) begin
|
|
exceptionCause_5 <= io_completeCause_1;
|
|
badAddr_5 <= io_completeBadAddr_1;
|
|
redirectPc_5 <= io_completeRedirectPc_1;
|
|
csrAddr_5 <= io_completeCsrAddr_1;
|
|
csrCmd_5 <= io_completeCsrCmd_1;
|
|
csrRs1_5 <= io_completeCsrRs1_1;
|
|
csrZimm_5 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_406) begin
|
|
exceptionCause_5 <= io_completeCause_0;
|
|
badAddr_5 <= io_completeBadAddr_0;
|
|
redirectPc_5 <= io_completeRedirectPc_0;
|
|
csrAddr_5 <= io_completeCsrAddr_0;
|
|
csrCmd_5 <= io_completeCsrCmd_0;
|
|
csrRs1_5 <= io_completeCsrRs1_0;
|
|
csrZimm_5 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_661 | _GEN_29) begin
|
|
exceptionCause_5 <= 64'h0;
|
|
badAddr_5 <= 64'h0;
|
|
redirectPc_5 <= 64'h0;
|
|
csrAddr_5 <= 12'h0;
|
|
csrCmd_5 <= 3'h0;
|
|
csrRs1_5 <= 64'h0;
|
|
csrZimm_5 <= 5'h0;
|
|
end
|
|
if (_GEN_534) begin
|
|
exceptionCause_6 <= io_completeCause_1;
|
|
badAddr_6 <= io_completeBadAddr_1;
|
|
redirectPc_6 <= io_completeRedirectPc_1;
|
|
csrAddr_6 <= io_completeCsrAddr_1;
|
|
csrCmd_6 <= io_completeCsrCmd_1;
|
|
csrRs1_6 <= io_completeCsrRs1_1;
|
|
csrZimm_6 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_407) begin
|
|
exceptionCause_6 <= io_completeCause_0;
|
|
badAddr_6 <= io_completeBadAddr_0;
|
|
redirectPc_6 <= io_completeRedirectPc_0;
|
|
csrAddr_6 <= io_completeCsrAddr_0;
|
|
csrCmd_6 <= io_completeCsrCmd_0;
|
|
csrRs1_6 <= io_completeCsrRs1_0;
|
|
csrZimm_6 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_662 | _GEN_31) begin
|
|
exceptionCause_6 <= 64'h0;
|
|
badAddr_6 <= 64'h0;
|
|
redirectPc_6 <= 64'h0;
|
|
csrAddr_6 <= 12'h0;
|
|
csrCmd_6 <= 3'h0;
|
|
csrRs1_6 <= 64'h0;
|
|
csrZimm_6 <= 5'h0;
|
|
end
|
|
if (_GEN_535) begin
|
|
exceptionCause_7 <= io_completeCause_1;
|
|
badAddr_7 <= io_completeBadAddr_1;
|
|
redirectPc_7 <= io_completeRedirectPc_1;
|
|
csrAddr_7 <= io_completeCsrAddr_1;
|
|
csrCmd_7 <= io_completeCsrCmd_1;
|
|
csrRs1_7 <= io_completeCsrRs1_1;
|
|
csrZimm_7 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_408) begin
|
|
exceptionCause_7 <= io_completeCause_0;
|
|
badAddr_7 <= io_completeBadAddr_0;
|
|
redirectPc_7 <= io_completeRedirectPc_0;
|
|
csrAddr_7 <= io_completeCsrAddr_0;
|
|
csrCmd_7 <= io_completeCsrCmd_0;
|
|
csrRs1_7 <= io_completeCsrRs1_0;
|
|
csrZimm_7 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_663 | _GEN_33) begin
|
|
exceptionCause_7 <= 64'h0;
|
|
badAddr_7 <= 64'h0;
|
|
redirectPc_7 <= 64'h0;
|
|
csrAddr_7 <= 12'h0;
|
|
csrCmd_7 <= 3'h0;
|
|
csrRs1_7 <= 64'h0;
|
|
csrZimm_7 <= 5'h0;
|
|
end
|
|
if (_GEN_536) begin
|
|
exceptionCause_8 <= io_completeCause_1;
|
|
badAddr_8 <= io_completeBadAddr_1;
|
|
redirectPc_8 <= io_completeRedirectPc_1;
|
|
csrAddr_8 <= io_completeCsrAddr_1;
|
|
csrCmd_8 <= io_completeCsrCmd_1;
|
|
csrRs1_8 <= io_completeCsrRs1_1;
|
|
csrZimm_8 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_409) begin
|
|
exceptionCause_8 <= io_completeCause_0;
|
|
badAddr_8 <= io_completeBadAddr_0;
|
|
redirectPc_8 <= io_completeRedirectPc_0;
|
|
csrAddr_8 <= io_completeCsrAddr_0;
|
|
csrCmd_8 <= io_completeCsrCmd_0;
|
|
csrRs1_8 <= io_completeCsrRs1_0;
|
|
csrZimm_8 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_664 | _GEN_35) begin
|
|
exceptionCause_8 <= 64'h0;
|
|
badAddr_8 <= 64'h0;
|
|
redirectPc_8 <= 64'h0;
|
|
csrAddr_8 <= 12'h0;
|
|
csrCmd_8 <= 3'h0;
|
|
csrRs1_8 <= 64'h0;
|
|
csrZimm_8 <= 5'h0;
|
|
end
|
|
if (_GEN_537) begin
|
|
exceptionCause_9 <= io_completeCause_1;
|
|
badAddr_9 <= io_completeBadAddr_1;
|
|
redirectPc_9 <= io_completeRedirectPc_1;
|
|
csrAddr_9 <= io_completeCsrAddr_1;
|
|
csrCmd_9 <= io_completeCsrCmd_1;
|
|
csrRs1_9 <= io_completeCsrRs1_1;
|
|
csrZimm_9 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_410) begin
|
|
exceptionCause_9 <= io_completeCause_0;
|
|
badAddr_9 <= io_completeBadAddr_0;
|
|
redirectPc_9 <= io_completeRedirectPc_0;
|
|
csrAddr_9 <= io_completeCsrAddr_0;
|
|
csrCmd_9 <= io_completeCsrCmd_0;
|
|
csrRs1_9 <= io_completeCsrRs1_0;
|
|
csrZimm_9 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_665 | _GEN_37) begin
|
|
exceptionCause_9 <= 64'h0;
|
|
badAddr_9 <= 64'h0;
|
|
redirectPc_9 <= 64'h0;
|
|
csrAddr_9 <= 12'h0;
|
|
csrCmd_9 <= 3'h0;
|
|
csrRs1_9 <= 64'h0;
|
|
csrZimm_9 <= 5'h0;
|
|
end
|
|
if (_GEN_538) begin
|
|
exceptionCause_10 <= io_completeCause_1;
|
|
badAddr_10 <= io_completeBadAddr_1;
|
|
redirectPc_10 <= io_completeRedirectPc_1;
|
|
csrAddr_10 <= io_completeCsrAddr_1;
|
|
csrCmd_10 <= io_completeCsrCmd_1;
|
|
csrRs1_10 <= io_completeCsrRs1_1;
|
|
csrZimm_10 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_411) begin
|
|
exceptionCause_10 <= io_completeCause_0;
|
|
badAddr_10 <= io_completeBadAddr_0;
|
|
redirectPc_10 <= io_completeRedirectPc_0;
|
|
csrAddr_10 <= io_completeCsrAddr_0;
|
|
csrCmd_10 <= io_completeCsrCmd_0;
|
|
csrRs1_10 <= io_completeCsrRs1_0;
|
|
csrZimm_10 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_666 | _GEN_39) begin
|
|
exceptionCause_10 <= 64'h0;
|
|
badAddr_10 <= 64'h0;
|
|
redirectPc_10 <= 64'h0;
|
|
csrAddr_10 <= 12'h0;
|
|
csrCmd_10 <= 3'h0;
|
|
csrRs1_10 <= 64'h0;
|
|
csrZimm_10 <= 5'h0;
|
|
end
|
|
if (_GEN_539) begin
|
|
exceptionCause_11 <= io_completeCause_1;
|
|
badAddr_11 <= io_completeBadAddr_1;
|
|
redirectPc_11 <= io_completeRedirectPc_1;
|
|
csrAddr_11 <= io_completeCsrAddr_1;
|
|
csrCmd_11 <= io_completeCsrCmd_1;
|
|
csrRs1_11 <= io_completeCsrRs1_1;
|
|
csrZimm_11 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_412) begin
|
|
exceptionCause_11 <= io_completeCause_0;
|
|
badAddr_11 <= io_completeBadAddr_0;
|
|
redirectPc_11 <= io_completeRedirectPc_0;
|
|
csrAddr_11 <= io_completeCsrAddr_0;
|
|
csrCmd_11 <= io_completeCsrCmd_0;
|
|
csrRs1_11 <= io_completeCsrRs1_0;
|
|
csrZimm_11 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_667 | _GEN_41) begin
|
|
exceptionCause_11 <= 64'h0;
|
|
badAddr_11 <= 64'h0;
|
|
redirectPc_11 <= 64'h0;
|
|
csrAddr_11 <= 12'h0;
|
|
csrCmd_11 <= 3'h0;
|
|
csrRs1_11 <= 64'h0;
|
|
csrZimm_11 <= 5'h0;
|
|
end
|
|
if (_GEN_540) begin
|
|
exceptionCause_12 <= io_completeCause_1;
|
|
badAddr_12 <= io_completeBadAddr_1;
|
|
redirectPc_12 <= io_completeRedirectPc_1;
|
|
csrAddr_12 <= io_completeCsrAddr_1;
|
|
csrCmd_12 <= io_completeCsrCmd_1;
|
|
csrRs1_12 <= io_completeCsrRs1_1;
|
|
csrZimm_12 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_413) begin
|
|
exceptionCause_12 <= io_completeCause_0;
|
|
badAddr_12 <= io_completeBadAddr_0;
|
|
redirectPc_12 <= io_completeRedirectPc_0;
|
|
csrAddr_12 <= io_completeCsrAddr_0;
|
|
csrCmd_12 <= io_completeCsrCmd_0;
|
|
csrRs1_12 <= io_completeCsrRs1_0;
|
|
csrZimm_12 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_668 | _GEN_43) begin
|
|
exceptionCause_12 <= 64'h0;
|
|
badAddr_12 <= 64'h0;
|
|
redirectPc_12 <= 64'h0;
|
|
csrAddr_12 <= 12'h0;
|
|
csrCmd_12 <= 3'h0;
|
|
csrRs1_12 <= 64'h0;
|
|
csrZimm_12 <= 5'h0;
|
|
end
|
|
if (_GEN_541) begin
|
|
exceptionCause_13 <= io_completeCause_1;
|
|
badAddr_13 <= io_completeBadAddr_1;
|
|
redirectPc_13 <= io_completeRedirectPc_1;
|
|
csrAddr_13 <= io_completeCsrAddr_1;
|
|
csrCmd_13 <= io_completeCsrCmd_1;
|
|
csrRs1_13 <= io_completeCsrRs1_1;
|
|
csrZimm_13 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_414) begin
|
|
exceptionCause_13 <= io_completeCause_0;
|
|
badAddr_13 <= io_completeBadAddr_0;
|
|
redirectPc_13 <= io_completeRedirectPc_0;
|
|
csrAddr_13 <= io_completeCsrAddr_0;
|
|
csrCmd_13 <= io_completeCsrCmd_0;
|
|
csrRs1_13 <= io_completeCsrRs1_0;
|
|
csrZimm_13 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_669 | _GEN_45) begin
|
|
exceptionCause_13 <= 64'h0;
|
|
badAddr_13 <= 64'h0;
|
|
redirectPc_13 <= 64'h0;
|
|
csrAddr_13 <= 12'h0;
|
|
csrCmd_13 <= 3'h0;
|
|
csrRs1_13 <= 64'h0;
|
|
csrZimm_13 <= 5'h0;
|
|
end
|
|
if (_GEN_542) begin
|
|
exceptionCause_14 <= io_completeCause_1;
|
|
badAddr_14 <= io_completeBadAddr_1;
|
|
redirectPc_14 <= io_completeRedirectPc_1;
|
|
csrAddr_14 <= io_completeCsrAddr_1;
|
|
csrCmd_14 <= io_completeCsrCmd_1;
|
|
csrRs1_14 <= io_completeCsrRs1_1;
|
|
csrZimm_14 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_415) begin
|
|
exceptionCause_14 <= io_completeCause_0;
|
|
badAddr_14 <= io_completeBadAddr_0;
|
|
redirectPc_14 <= io_completeRedirectPc_0;
|
|
csrAddr_14 <= io_completeCsrAddr_0;
|
|
csrCmd_14 <= io_completeCsrCmd_0;
|
|
csrRs1_14 <= io_completeCsrRs1_0;
|
|
csrZimm_14 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_670 | _GEN_47) begin
|
|
exceptionCause_14 <= 64'h0;
|
|
badAddr_14 <= 64'h0;
|
|
redirectPc_14 <= 64'h0;
|
|
csrAddr_14 <= 12'h0;
|
|
csrCmd_14 <= 3'h0;
|
|
csrRs1_14 <= 64'h0;
|
|
csrZimm_14 <= 5'h0;
|
|
end
|
|
if (_GEN_543) begin
|
|
exceptionCause_15 <= io_completeCause_1;
|
|
badAddr_15 <= io_completeBadAddr_1;
|
|
redirectPc_15 <= io_completeRedirectPc_1;
|
|
csrAddr_15 <= io_completeCsrAddr_1;
|
|
csrCmd_15 <= io_completeCsrCmd_1;
|
|
csrRs1_15 <= io_completeCsrRs1_1;
|
|
csrZimm_15 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_416) begin
|
|
exceptionCause_15 <= io_completeCause_0;
|
|
badAddr_15 <= io_completeBadAddr_0;
|
|
redirectPc_15 <= io_completeRedirectPc_0;
|
|
csrAddr_15 <= io_completeCsrAddr_0;
|
|
csrCmd_15 <= io_completeCsrCmd_0;
|
|
csrRs1_15 <= io_completeCsrRs1_0;
|
|
csrZimm_15 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_671 | _GEN_49) begin
|
|
exceptionCause_15 <= 64'h0;
|
|
badAddr_15 <= 64'h0;
|
|
redirectPc_15 <= 64'h0;
|
|
csrAddr_15 <= 12'h0;
|
|
csrCmd_15 <= 3'h0;
|
|
csrRs1_15 <= 64'h0;
|
|
csrZimm_15 <= 5'h0;
|
|
end
|
|
if (_GEN_544) begin
|
|
exceptionCause_16 <= io_completeCause_1;
|
|
badAddr_16 <= io_completeBadAddr_1;
|
|
redirectPc_16 <= io_completeRedirectPc_1;
|
|
csrAddr_16 <= io_completeCsrAddr_1;
|
|
csrCmd_16 <= io_completeCsrCmd_1;
|
|
csrRs1_16 <= io_completeCsrRs1_1;
|
|
csrZimm_16 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_417) begin
|
|
exceptionCause_16 <= io_completeCause_0;
|
|
badAddr_16 <= io_completeBadAddr_0;
|
|
redirectPc_16 <= io_completeRedirectPc_0;
|
|
csrAddr_16 <= io_completeCsrAddr_0;
|
|
csrCmd_16 <= io_completeCsrCmd_0;
|
|
csrRs1_16 <= io_completeCsrRs1_0;
|
|
csrZimm_16 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_672 | _GEN_51) begin
|
|
exceptionCause_16 <= 64'h0;
|
|
badAddr_16 <= 64'h0;
|
|
redirectPc_16 <= 64'h0;
|
|
csrAddr_16 <= 12'h0;
|
|
csrCmd_16 <= 3'h0;
|
|
csrRs1_16 <= 64'h0;
|
|
csrZimm_16 <= 5'h0;
|
|
end
|
|
if (_GEN_545) begin
|
|
exceptionCause_17 <= io_completeCause_1;
|
|
badAddr_17 <= io_completeBadAddr_1;
|
|
redirectPc_17 <= io_completeRedirectPc_1;
|
|
csrAddr_17 <= io_completeCsrAddr_1;
|
|
csrCmd_17 <= io_completeCsrCmd_1;
|
|
csrRs1_17 <= io_completeCsrRs1_1;
|
|
csrZimm_17 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_418) begin
|
|
exceptionCause_17 <= io_completeCause_0;
|
|
badAddr_17 <= io_completeBadAddr_0;
|
|
redirectPc_17 <= io_completeRedirectPc_0;
|
|
csrAddr_17 <= io_completeCsrAddr_0;
|
|
csrCmd_17 <= io_completeCsrCmd_0;
|
|
csrRs1_17 <= io_completeCsrRs1_0;
|
|
csrZimm_17 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_673 | _GEN_53) begin
|
|
exceptionCause_17 <= 64'h0;
|
|
badAddr_17 <= 64'h0;
|
|
redirectPc_17 <= 64'h0;
|
|
csrAddr_17 <= 12'h0;
|
|
csrCmd_17 <= 3'h0;
|
|
csrRs1_17 <= 64'h0;
|
|
csrZimm_17 <= 5'h0;
|
|
end
|
|
if (_GEN_546) begin
|
|
exceptionCause_18 <= io_completeCause_1;
|
|
badAddr_18 <= io_completeBadAddr_1;
|
|
redirectPc_18 <= io_completeRedirectPc_1;
|
|
csrAddr_18 <= io_completeCsrAddr_1;
|
|
csrCmd_18 <= io_completeCsrCmd_1;
|
|
csrRs1_18 <= io_completeCsrRs1_1;
|
|
csrZimm_18 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_419) begin
|
|
exceptionCause_18 <= io_completeCause_0;
|
|
badAddr_18 <= io_completeBadAddr_0;
|
|
redirectPc_18 <= io_completeRedirectPc_0;
|
|
csrAddr_18 <= io_completeCsrAddr_0;
|
|
csrCmd_18 <= io_completeCsrCmd_0;
|
|
csrRs1_18 <= io_completeCsrRs1_0;
|
|
csrZimm_18 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_674 | _GEN_55) begin
|
|
exceptionCause_18 <= 64'h0;
|
|
badAddr_18 <= 64'h0;
|
|
redirectPc_18 <= 64'h0;
|
|
csrAddr_18 <= 12'h0;
|
|
csrCmd_18 <= 3'h0;
|
|
csrRs1_18 <= 64'h0;
|
|
csrZimm_18 <= 5'h0;
|
|
end
|
|
if (_GEN_547) begin
|
|
exceptionCause_19 <= io_completeCause_1;
|
|
badAddr_19 <= io_completeBadAddr_1;
|
|
redirectPc_19 <= io_completeRedirectPc_1;
|
|
csrAddr_19 <= io_completeCsrAddr_1;
|
|
csrCmd_19 <= io_completeCsrCmd_1;
|
|
csrRs1_19 <= io_completeCsrRs1_1;
|
|
csrZimm_19 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_420) begin
|
|
exceptionCause_19 <= io_completeCause_0;
|
|
badAddr_19 <= io_completeBadAddr_0;
|
|
redirectPc_19 <= io_completeRedirectPc_0;
|
|
csrAddr_19 <= io_completeCsrAddr_0;
|
|
csrCmd_19 <= io_completeCsrCmd_0;
|
|
csrRs1_19 <= io_completeCsrRs1_0;
|
|
csrZimm_19 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_675 | _GEN_57) begin
|
|
exceptionCause_19 <= 64'h0;
|
|
badAddr_19 <= 64'h0;
|
|
redirectPc_19 <= 64'h0;
|
|
csrAddr_19 <= 12'h0;
|
|
csrCmd_19 <= 3'h0;
|
|
csrRs1_19 <= 64'h0;
|
|
csrZimm_19 <= 5'h0;
|
|
end
|
|
if (_GEN_548) begin
|
|
exceptionCause_20 <= io_completeCause_1;
|
|
badAddr_20 <= io_completeBadAddr_1;
|
|
redirectPc_20 <= io_completeRedirectPc_1;
|
|
csrAddr_20 <= io_completeCsrAddr_1;
|
|
csrCmd_20 <= io_completeCsrCmd_1;
|
|
csrRs1_20 <= io_completeCsrRs1_1;
|
|
csrZimm_20 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_421) begin
|
|
exceptionCause_20 <= io_completeCause_0;
|
|
badAddr_20 <= io_completeBadAddr_0;
|
|
redirectPc_20 <= io_completeRedirectPc_0;
|
|
csrAddr_20 <= io_completeCsrAddr_0;
|
|
csrCmd_20 <= io_completeCsrCmd_0;
|
|
csrRs1_20 <= io_completeCsrRs1_0;
|
|
csrZimm_20 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_676 | _GEN_59) begin
|
|
exceptionCause_20 <= 64'h0;
|
|
badAddr_20 <= 64'h0;
|
|
redirectPc_20 <= 64'h0;
|
|
csrAddr_20 <= 12'h0;
|
|
csrCmd_20 <= 3'h0;
|
|
csrRs1_20 <= 64'h0;
|
|
csrZimm_20 <= 5'h0;
|
|
end
|
|
if (_GEN_549) begin
|
|
exceptionCause_21 <= io_completeCause_1;
|
|
badAddr_21 <= io_completeBadAddr_1;
|
|
redirectPc_21 <= io_completeRedirectPc_1;
|
|
csrAddr_21 <= io_completeCsrAddr_1;
|
|
csrCmd_21 <= io_completeCsrCmd_1;
|
|
csrRs1_21 <= io_completeCsrRs1_1;
|
|
csrZimm_21 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_422) begin
|
|
exceptionCause_21 <= io_completeCause_0;
|
|
badAddr_21 <= io_completeBadAddr_0;
|
|
redirectPc_21 <= io_completeRedirectPc_0;
|
|
csrAddr_21 <= io_completeCsrAddr_0;
|
|
csrCmd_21 <= io_completeCsrCmd_0;
|
|
csrRs1_21 <= io_completeCsrRs1_0;
|
|
csrZimm_21 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_677 | _GEN_61) begin
|
|
exceptionCause_21 <= 64'h0;
|
|
badAddr_21 <= 64'h0;
|
|
redirectPc_21 <= 64'h0;
|
|
csrAddr_21 <= 12'h0;
|
|
csrCmd_21 <= 3'h0;
|
|
csrRs1_21 <= 64'h0;
|
|
csrZimm_21 <= 5'h0;
|
|
end
|
|
if (_GEN_550) begin
|
|
exceptionCause_22 <= io_completeCause_1;
|
|
badAddr_22 <= io_completeBadAddr_1;
|
|
redirectPc_22 <= io_completeRedirectPc_1;
|
|
csrAddr_22 <= io_completeCsrAddr_1;
|
|
csrCmd_22 <= io_completeCsrCmd_1;
|
|
csrRs1_22 <= io_completeCsrRs1_1;
|
|
csrZimm_22 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_423) begin
|
|
exceptionCause_22 <= io_completeCause_0;
|
|
badAddr_22 <= io_completeBadAddr_0;
|
|
redirectPc_22 <= io_completeRedirectPc_0;
|
|
csrAddr_22 <= io_completeCsrAddr_0;
|
|
csrCmd_22 <= io_completeCsrCmd_0;
|
|
csrRs1_22 <= io_completeCsrRs1_0;
|
|
csrZimm_22 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_678 | _GEN_63) begin
|
|
exceptionCause_22 <= 64'h0;
|
|
badAddr_22 <= 64'h0;
|
|
redirectPc_22 <= 64'h0;
|
|
csrAddr_22 <= 12'h0;
|
|
csrCmd_22 <= 3'h0;
|
|
csrRs1_22 <= 64'h0;
|
|
csrZimm_22 <= 5'h0;
|
|
end
|
|
if (_GEN_551) begin
|
|
exceptionCause_23 <= io_completeCause_1;
|
|
badAddr_23 <= io_completeBadAddr_1;
|
|
redirectPc_23 <= io_completeRedirectPc_1;
|
|
csrAddr_23 <= io_completeCsrAddr_1;
|
|
csrCmd_23 <= io_completeCsrCmd_1;
|
|
csrRs1_23 <= io_completeCsrRs1_1;
|
|
csrZimm_23 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_424) begin
|
|
exceptionCause_23 <= io_completeCause_0;
|
|
badAddr_23 <= io_completeBadAddr_0;
|
|
redirectPc_23 <= io_completeRedirectPc_0;
|
|
csrAddr_23 <= io_completeCsrAddr_0;
|
|
csrCmd_23 <= io_completeCsrCmd_0;
|
|
csrRs1_23 <= io_completeCsrRs1_0;
|
|
csrZimm_23 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_679 | _GEN_65) begin
|
|
exceptionCause_23 <= 64'h0;
|
|
badAddr_23 <= 64'h0;
|
|
redirectPc_23 <= 64'h0;
|
|
csrAddr_23 <= 12'h0;
|
|
csrCmd_23 <= 3'h0;
|
|
csrRs1_23 <= 64'h0;
|
|
csrZimm_23 <= 5'h0;
|
|
end
|
|
if (_GEN_552) begin
|
|
exceptionCause_24 <= io_completeCause_1;
|
|
badAddr_24 <= io_completeBadAddr_1;
|
|
redirectPc_24 <= io_completeRedirectPc_1;
|
|
csrAddr_24 <= io_completeCsrAddr_1;
|
|
csrCmd_24 <= io_completeCsrCmd_1;
|
|
csrRs1_24 <= io_completeCsrRs1_1;
|
|
csrZimm_24 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_425) begin
|
|
exceptionCause_24 <= io_completeCause_0;
|
|
badAddr_24 <= io_completeBadAddr_0;
|
|
redirectPc_24 <= io_completeRedirectPc_0;
|
|
csrAddr_24 <= io_completeCsrAddr_0;
|
|
csrCmd_24 <= io_completeCsrCmd_0;
|
|
csrRs1_24 <= io_completeCsrRs1_0;
|
|
csrZimm_24 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_680 | _GEN_67) begin
|
|
exceptionCause_24 <= 64'h0;
|
|
badAddr_24 <= 64'h0;
|
|
redirectPc_24 <= 64'h0;
|
|
csrAddr_24 <= 12'h0;
|
|
csrCmd_24 <= 3'h0;
|
|
csrRs1_24 <= 64'h0;
|
|
csrZimm_24 <= 5'h0;
|
|
end
|
|
if (_GEN_553) begin
|
|
exceptionCause_25 <= io_completeCause_1;
|
|
badAddr_25 <= io_completeBadAddr_1;
|
|
redirectPc_25 <= io_completeRedirectPc_1;
|
|
csrAddr_25 <= io_completeCsrAddr_1;
|
|
csrCmd_25 <= io_completeCsrCmd_1;
|
|
csrRs1_25 <= io_completeCsrRs1_1;
|
|
csrZimm_25 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_426) begin
|
|
exceptionCause_25 <= io_completeCause_0;
|
|
badAddr_25 <= io_completeBadAddr_0;
|
|
redirectPc_25 <= io_completeRedirectPc_0;
|
|
csrAddr_25 <= io_completeCsrAddr_0;
|
|
csrCmd_25 <= io_completeCsrCmd_0;
|
|
csrRs1_25 <= io_completeCsrRs1_0;
|
|
csrZimm_25 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_681 | _GEN_69) begin
|
|
exceptionCause_25 <= 64'h0;
|
|
badAddr_25 <= 64'h0;
|
|
redirectPc_25 <= 64'h0;
|
|
csrAddr_25 <= 12'h0;
|
|
csrCmd_25 <= 3'h0;
|
|
csrRs1_25 <= 64'h0;
|
|
csrZimm_25 <= 5'h0;
|
|
end
|
|
if (_GEN_554) begin
|
|
exceptionCause_26 <= io_completeCause_1;
|
|
badAddr_26 <= io_completeBadAddr_1;
|
|
redirectPc_26 <= io_completeRedirectPc_1;
|
|
csrAddr_26 <= io_completeCsrAddr_1;
|
|
csrCmd_26 <= io_completeCsrCmd_1;
|
|
csrRs1_26 <= io_completeCsrRs1_1;
|
|
csrZimm_26 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_427) begin
|
|
exceptionCause_26 <= io_completeCause_0;
|
|
badAddr_26 <= io_completeBadAddr_0;
|
|
redirectPc_26 <= io_completeRedirectPc_0;
|
|
csrAddr_26 <= io_completeCsrAddr_0;
|
|
csrCmd_26 <= io_completeCsrCmd_0;
|
|
csrRs1_26 <= io_completeCsrRs1_0;
|
|
csrZimm_26 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_682 | _GEN_71) begin
|
|
exceptionCause_26 <= 64'h0;
|
|
badAddr_26 <= 64'h0;
|
|
redirectPc_26 <= 64'h0;
|
|
csrAddr_26 <= 12'h0;
|
|
csrCmd_26 <= 3'h0;
|
|
csrRs1_26 <= 64'h0;
|
|
csrZimm_26 <= 5'h0;
|
|
end
|
|
if (_GEN_555) begin
|
|
exceptionCause_27 <= io_completeCause_1;
|
|
badAddr_27 <= io_completeBadAddr_1;
|
|
redirectPc_27 <= io_completeRedirectPc_1;
|
|
csrAddr_27 <= io_completeCsrAddr_1;
|
|
csrCmd_27 <= io_completeCsrCmd_1;
|
|
csrRs1_27 <= io_completeCsrRs1_1;
|
|
csrZimm_27 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_428) begin
|
|
exceptionCause_27 <= io_completeCause_0;
|
|
badAddr_27 <= io_completeBadAddr_0;
|
|
redirectPc_27 <= io_completeRedirectPc_0;
|
|
csrAddr_27 <= io_completeCsrAddr_0;
|
|
csrCmd_27 <= io_completeCsrCmd_0;
|
|
csrRs1_27 <= io_completeCsrRs1_0;
|
|
csrZimm_27 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_683 | _GEN_73) begin
|
|
exceptionCause_27 <= 64'h0;
|
|
badAddr_27 <= 64'h0;
|
|
redirectPc_27 <= 64'h0;
|
|
csrAddr_27 <= 12'h0;
|
|
csrCmd_27 <= 3'h0;
|
|
csrRs1_27 <= 64'h0;
|
|
csrZimm_27 <= 5'h0;
|
|
end
|
|
if (_GEN_556) begin
|
|
exceptionCause_28 <= io_completeCause_1;
|
|
badAddr_28 <= io_completeBadAddr_1;
|
|
redirectPc_28 <= io_completeRedirectPc_1;
|
|
csrAddr_28 <= io_completeCsrAddr_1;
|
|
csrCmd_28 <= io_completeCsrCmd_1;
|
|
csrRs1_28 <= io_completeCsrRs1_1;
|
|
csrZimm_28 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_429) begin
|
|
exceptionCause_28 <= io_completeCause_0;
|
|
badAddr_28 <= io_completeBadAddr_0;
|
|
redirectPc_28 <= io_completeRedirectPc_0;
|
|
csrAddr_28 <= io_completeCsrAddr_0;
|
|
csrCmd_28 <= io_completeCsrCmd_0;
|
|
csrRs1_28 <= io_completeCsrRs1_0;
|
|
csrZimm_28 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_684 | _GEN_75) begin
|
|
exceptionCause_28 <= 64'h0;
|
|
badAddr_28 <= 64'h0;
|
|
redirectPc_28 <= 64'h0;
|
|
csrAddr_28 <= 12'h0;
|
|
csrCmd_28 <= 3'h0;
|
|
csrRs1_28 <= 64'h0;
|
|
csrZimm_28 <= 5'h0;
|
|
end
|
|
if (_GEN_557) begin
|
|
exceptionCause_29 <= io_completeCause_1;
|
|
badAddr_29 <= io_completeBadAddr_1;
|
|
redirectPc_29 <= io_completeRedirectPc_1;
|
|
csrAddr_29 <= io_completeCsrAddr_1;
|
|
csrCmd_29 <= io_completeCsrCmd_1;
|
|
csrRs1_29 <= io_completeCsrRs1_1;
|
|
csrZimm_29 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_430) begin
|
|
exceptionCause_29 <= io_completeCause_0;
|
|
badAddr_29 <= io_completeBadAddr_0;
|
|
redirectPc_29 <= io_completeRedirectPc_0;
|
|
csrAddr_29 <= io_completeCsrAddr_0;
|
|
csrCmd_29 <= io_completeCsrCmd_0;
|
|
csrRs1_29 <= io_completeCsrRs1_0;
|
|
csrZimm_29 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_685 | _GEN_77) begin
|
|
exceptionCause_29 <= 64'h0;
|
|
badAddr_29 <= 64'h0;
|
|
redirectPc_29 <= 64'h0;
|
|
csrAddr_29 <= 12'h0;
|
|
csrCmd_29 <= 3'h0;
|
|
csrRs1_29 <= 64'h0;
|
|
csrZimm_29 <= 5'h0;
|
|
end
|
|
if (_GEN_558) begin
|
|
exceptionCause_30 <= io_completeCause_1;
|
|
badAddr_30 <= io_completeBadAddr_1;
|
|
redirectPc_30 <= io_completeRedirectPc_1;
|
|
csrAddr_30 <= io_completeCsrAddr_1;
|
|
csrCmd_30 <= io_completeCsrCmd_1;
|
|
csrRs1_30 <= io_completeCsrRs1_1;
|
|
csrZimm_30 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_431) begin
|
|
exceptionCause_30 <= io_completeCause_0;
|
|
badAddr_30 <= io_completeBadAddr_0;
|
|
redirectPc_30 <= io_completeRedirectPc_0;
|
|
csrAddr_30 <= io_completeCsrAddr_0;
|
|
csrCmd_30 <= io_completeCsrCmd_0;
|
|
csrRs1_30 <= io_completeCsrRs1_0;
|
|
csrZimm_30 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_686 | _GEN_79) begin
|
|
exceptionCause_30 <= 64'h0;
|
|
badAddr_30 <= 64'h0;
|
|
redirectPc_30 <= 64'h0;
|
|
csrAddr_30 <= 12'h0;
|
|
csrCmd_30 <= 3'h0;
|
|
csrRs1_30 <= 64'h0;
|
|
csrZimm_30 <= 5'h0;
|
|
end
|
|
if (_GEN_559) begin
|
|
exceptionCause_31 <= io_completeCause_1;
|
|
badAddr_31 <= io_completeBadAddr_1;
|
|
redirectPc_31 <= io_completeRedirectPc_1;
|
|
csrAddr_31 <= io_completeCsrAddr_1;
|
|
csrCmd_31 <= io_completeCsrCmd_1;
|
|
csrRs1_31 <= io_completeCsrRs1_1;
|
|
csrZimm_31 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_432) begin
|
|
exceptionCause_31 <= io_completeCause_0;
|
|
badAddr_31 <= io_completeBadAddr_0;
|
|
redirectPc_31 <= io_completeRedirectPc_0;
|
|
csrAddr_31 <= io_completeCsrAddr_0;
|
|
csrCmd_31 <= io_completeCsrCmd_0;
|
|
csrRs1_31 <= io_completeCsrRs1_0;
|
|
csrZimm_31 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_687 | _GEN_81) begin
|
|
exceptionCause_31 <= 64'h0;
|
|
badAddr_31 <= 64'h0;
|
|
redirectPc_31 <= 64'h0;
|
|
csrAddr_31 <= 12'h0;
|
|
csrCmd_31 <= 3'h0;
|
|
csrRs1_31 <= 64'h0;
|
|
csrZimm_31 <= 5'h0;
|
|
end
|
|
if (_GEN_560) begin
|
|
exceptionCause_32 <= io_completeCause_1;
|
|
badAddr_32 <= io_completeBadAddr_1;
|
|
redirectPc_32 <= io_completeRedirectPc_1;
|
|
csrAddr_32 <= io_completeCsrAddr_1;
|
|
csrCmd_32 <= io_completeCsrCmd_1;
|
|
csrRs1_32 <= io_completeCsrRs1_1;
|
|
csrZimm_32 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_433) begin
|
|
exceptionCause_32 <= io_completeCause_0;
|
|
badAddr_32 <= io_completeBadAddr_0;
|
|
redirectPc_32 <= io_completeRedirectPc_0;
|
|
csrAddr_32 <= io_completeCsrAddr_0;
|
|
csrCmd_32 <= io_completeCsrCmd_0;
|
|
csrRs1_32 <= io_completeCsrRs1_0;
|
|
csrZimm_32 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_688 | _GEN_83) begin
|
|
exceptionCause_32 <= 64'h0;
|
|
badAddr_32 <= 64'h0;
|
|
redirectPc_32 <= 64'h0;
|
|
csrAddr_32 <= 12'h0;
|
|
csrCmd_32 <= 3'h0;
|
|
csrRs1_32 <= 64'h0;
|
|
csrZimm_32 <= 5'h0;
|
|
end
|
|
if (_GEN_561) begin
|
|
exceptionCause_33 <= io_completeCause_1;
|
|
badAddr_33 <= io_completeBadAddr_1;
|
|
redirectPc_33 <= io_completeRedirectPc_1;
|
|
csrAddr_33 <= io_completeCsrAddr_1;
|
|
csrCmd_33 <= io_completeCsrCmd_1;
|
|
csrRs1_33 <= io_completeCsrRs1_1;
|
|
csrZimm_33 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_434) begin
|
|
exceptionCause_33 <= io_completeCause_0;
|
|
badAddr_33 <= io_completeBadAddr_0;
|
|
redirectPc_33 <= io_completeRedirectPc_0;
|
|
csrAddr_33 <= io_completeCsrAddr_0;
|
|
csrCmd_33 <= io_completeCsrCmd_0;
|
|
csrRs1_33 <= io_completeCsrRs1_0;
|
|
csrZimm_33 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_689 | _GEN_85) begin
|
|
exceptionCause_33 <= 64'h0;
|
|
badAddr_33 <= 64'h0;
|
|
redirectPc_33 <= 64'h0;
|
|
csrAddr_33 <= 12'h0;
|
|
csrCmd_33 <= 3'h0;
|
|
csrRs1_33 <= 64'h0;
|
|
csrZimm_33 <= 5'h0;
|
|
end
|
|
if (_GEN_562) begin
|
|
exceptionCause_34 <= io_completeCause_1;
|
|
badAddr_34 <= io_completeBadAddr_1;
|
|
redirectPc_34 <= io_completeRedirectPc_1;
|
|
csrAddr_34 <= io_completeCsrAddr_1;
|
|
csrCmd_34 <= io_completeCsrCmd_1;
|
|
csrRs1_34 <= io_completeCsrRs1_1;
|
|
csrZimm_34 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_435) begin
|
|
exceptionCause_34 <= io_completeCause_0;
|
|
badAddr_34 <= io_completeBadAddr_0;
|
|
redirectPc_34 <= io_completeRedirectPc_0;
|
|
csrAddr_34 <= io_completeCsrAddr_0;
|
|
csrCmd_34 <= io_completeCsrCmd_0;
|
|
csrRs1_34 <= io_completeCsrRs1_0;
|
|
csrZimm_34 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_690 | _GEN_87) begin
|
|
exceptionCause_34 <= 64'h0;
|
|
badAddr_34 <= 64'h0;
|
|
redirectPc_34 <= 64'h0;
|
|
csrAddr_34 <= 12'h0;
|
|
csrCmd_34 <= 3'h0;
|
|
csrRs1_34 <= 64'h0;
|
|
csrZimm_34 <= 5'h0;
|
|
end
|
|
if (_GEN_563) begin
|
|
exceptionCause_35 <= io_completeCause_1;
|
|
badAddr_35 <= io_completeBadAddr_1;
|
|
redirectPc_35 <= io_completeRedirectPc_1;
|
|
csrAddr_35 <= io_completeCsrAddr_1;
|
|
csrCmd_35 <= io_completeCsrCmd_1;
|
|
csrRs1_35 <= io_completeCsrRs1_1;
|
|
csrZimm_35 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_436) begin
|
|
exceptionCause_35 <= io_completeCause_0;
|
|
badAddr_35 <= io_completeBadAddr_0;
|
|
redirectPc_35 <= io_completeRedirectPc_0;
|
|
csrAddr_35 <= io_completeCsrAddr_0;
|
|
csrCmd_35 <= io_completeCsrCmd_0;
|
|
csrRs1_35 <= io_completeCsrRs1_0;
|
|
csrZimm_35 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_691 | _GEN_89) begin
|
|
exceptionCause_35 <= 64'h0;
|
|
badAddr_35 <= 64'h0;
|
|
redirectPc_35 <= 64'h0;
|
|
csrAddr_35 <= 12'h0;
|
|
csrCmd_35 <= 3'h0;
|
|
csrRs1_35 <= 64'h0;
|
|
csrZimm_35 <= 5'h0;
|
|
end
|
|
if (_GEN_564) begin
|
|
exceptionCause_36 <= io_completeCause_1;
|
|
badAddr_36 <= io_completeBadAddr_1;
|
|
redirectPc_36 <= io_completeRedirectPc_1;
|
|
csrAddr_36 <= io_completeCsrAddr_1;
|
|
csrCmd_36 <= io_completeCsrCmd_1;
|
|
csrRs1_36 <= io_completeCsrRs1_1;
|
|
csrZimm_36 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_437) begin
|
|
exceptionCause_36 <= io_completeCause_0;
|
|
badAddr_36 <= io_completeBadAddr_0;
|
|
redirectPc_36 <= io_completeRedirectPc_0;
|
|
csrAddr_36 <= io_completeCsrAddr_0;
|
|
csrCmd_36 <= io_completeCsrCmd_0;
|
|
csrRs1_36 <= io_completeCsrRs1_0;
|
|
csrZimm_36 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_692 | _GEN_91) begin
|
|
exceptionCause_36 <= 64'h0;
|
|
badAddr_36 <= 64'h0;
|
|
redirectPc_36 <= 64'h0;
|
|
csrAddr_36 <= 12'h0;
|
|
csrCmd_36 <= 3'h0;
|
|
csrRs1_36 <= 64'h0;
|
|
csrZimm_36 <= 5'h0;
|
|
end
|
|
if (_GEN_565) begin
|
|
exceptionCause_37 <= io_completeCause_1;
|
|
badAddr_37 <= io_completeBadAddr_1;
|
|
redirectPc_37 <= io_completeRedirectPc_1;
|
|
csrAddr_37 <= io_completeCsrAddr_1;
|
|
csrCmd_37 <= io_completeCsrCmd_1;
|
|
csrRs1_37 <= io_completeCsrRs1_1;
|
|
csrZimm_37 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_438) begin
|
|
exceptionCause_37 <= io_completeCause_0;
|
|
badAddr_37 <= io_completeBadAddr_0;
|
|
redirectPc_37 <= io_completeRedirectPc_0;
|
|
csrAddr_37 <= io_completeCsrAddr_0;
|
|
csrCmd_37 <= io_completeCsrCmd_0;
|
|
csrRs1_37 <= io_completeCsrRs1_0;
|
|
csrZimm_37 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_693 | _GEN_93) begin
|
|
exceptionCause_37 <= 64'h0;
|
|
badAddr_37 <= 64'h0;
|
|
redirectPc_37 <= 64'h0;
|
|
csrAddr_37 <= 12'h0;
|
|
csrCmd_37 <= 3'h0;
|
|
csrRs1_37 <= 64'h0;
|
|
csrZimm_37 <= 5'h0;
|
|
end
|
|
if (_GEN_566) begin
|
|
exceptionCause_38 <= io_completeCause_1;
|
|
badAddr_38 <= io_completeBadAddr_1;
|
|
redirectPc_38 <= io_completeRedirectPc_1;
|
|
csrAddr_38 <= io_completeCsrAddr_1;
|
|
csrCmd_38 <= io_completeCsrCmd_1;
|
|
csrRs1_38 <= io_completeCsrRs1_1;
|
|
csrZimm_38 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_439) begin
|
|
exceptionCause_38 <= io_completeCause_0;
|
|
badAddr_38 <= io_completeBadAddr_0;
|
|
redirectPc_38 <= io_completeRedirectPc_0;
|
|
csrAddr_38 <= io_completeCsrAddr_0;
|
|
csrCmd_38 <= io_completeCsrCmd_0;
|
|
csrRs1_38 <= io_completeCsrRs1_0;
|
|
csrZimm_38 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_694 | _GEN_95) begin
|
|
exceptionCause_38 <= 64'h0;
|
|
badAddr_38 <= 64'h0;
|
|
redirectPc_38 <= 64'h0;
|
|
csrAddr_38 <= 12'h0;
|
|
csrCmd_38 <= 3'h0;
|
|
csrRs1_38 <= 64'h0;
|
|
csrZimm_38 <= 5'h0;
|
|
end
|
|
if (_GEN_567) begin
|
|
exceptionCause_39 <= io_completeCause_1;
|
|
badAddr_39 <= io_completeBadAddr_1;
|
|
redirectPc_39 <= io_completeRedirectPc_1;
|
|
csrAddr_39 <= io_completeCsrAddr_1;
|
|
csrCmd_39 <= io_completeCsrCmd_1;
|
|
csrRs1_39 <= io_completeCsrRs1_1;
|
|
csrZimm_39 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_440) begin
|
|
exceptionCause_39 <= io_completeCause_0;
|
|
badAddr_39 <= io_completeBadAddr_0;
|
|
redirectPc_39 <= io_completeRedirectPc_0;
|
|
csrAddr_39 <= io_completeCsrAddr_0;
|
|
csrCmd_39 <= io_completeCsrCmd_0;
|
|
csrRs1_39 <= io_completeCsrRs1_0;
|
|
csrZimm_39 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_695 | _GEN_97) begin
|
|
exceptionCause_39 <= 64'h0;
|
|
badAddr_39 <= 64'h0;
|
|
redirectPc_39 <= 64'h0;
|
|
csrAddr_39 <= 12'h0;
|
|
csrCmd_39 <= 3'h0;
|
|
csrRs1_39 <= 64'h0;
|
|
csrZimm_39 <= 5'h0;
|
|
end
|
|
if (_GEN_568) begin
|
|
exceptionCause_40 <= io_completeCause_1;
|
|
badAddr_40 <= io_completeBadAddr_1;
|
|
redirectPc_40 <= io_completeRedirectPc_1;
|
|
csrAddr_40 <= io_completeCsrAddr_1;
|
|
csrCmd_40 <= io_completeCsrCmd_1;
|
|
csrRs1_40 <= io_completeCsrRs1_1;
|
|
csrZimm_40 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_441) begin
|
|
exceptionCause_40 <= io_completeCause_0;
|
|
badAddr_40 <= io_completeBadAddr_0;
|
|
redirectPc_40 <= io_completeRedirectPc_0;
|
|
csrAddr_40 <= io_completeCsrAddr_0;
|
|
csrCmd_40 <= io_completeCsrCmd_0;
|
|
csrRs1_40 <= io_completeCsrRs1_0;
|
|
csrZimm_40 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_696 | _GEN_99) begin
|
|
exceptionCause_40 <= 64'h0;
|
|
badAddr_40 <= 64'h0;
|
|
redirectPc_40 <= 64'h0;
|
|
csrAddr_40 <= 12'h0;
|
|
csrCmd_40 <= 3'h0;
|
|
csrRs1_40 <= 64'h0;
|
|
csrZimm_40 <= 5'h0;
|
|
end
|
|
if (_GEN_569) begin
|
|
exceptionCause_41 <= io_completeCause_1;
|
|
badAddr_41 <= io_completeBadAddr_1;
|
|
redirectPc_41 <= io_completeRedirectPc_1;
|
|
csrAddr_41 <= io_completeCsrAddr_1;
|
|
csrCmd_41 <= io_completeCsrCmd_1;
|
|
csrRs1_41 <= io_completeCsrRs1_1;
|
|
csrZimm_41 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_442) begin
|
|
exceptionCause_41 <= io_completeCause_0;
|
|
badAddr_41 <= io_completeBadAddr_0;
|
|
redirectPc_41 <= io_completeRedirectPc_0;
|
|
csrAddr_41 <= io_completeCsrAddr_0;
|
|
csrCmd_41 <= io_completeCsrCmd_0;
|
|
csrRs1_41 <= io_completeCsrRs1_0;
|
|
csrZimm_41 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_697 | _GEN_101) begin
|
|
exceptionCause_41 <= 64'h0;
|
|
badAddr_41 <= 64'h0;
|
|
redirectPc_41 <= 64'h0;
|
|
csrAddr_41 <= 12'h0;
|
|
csrCmd_41 <= 3'h0;
|
|
csrRs1_41 <= 64'h0;
|
|
csrZimm_41 <= 5'h0;
|
|
end
|
|
if (_GEN_570) begin
|
|
exceptionCause_42 <= io_completeCause_1;
|
|
badAddr_42 <= io_completeBadAddr_1;
|
|
redirectPc_42 <= io_completeRedirectPc_1;
|
|
csrAddr_42 <= io_completeCsrAddr_1;
|
|
csrCmd_42 <= io_completeCsrCmd_1;
|
|
csrRs1_42 <= io_completeCsrRs1_1;
|
|
csrZimm_42 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_443) begin
|
|
exceptionCause_42 <= io_completeCause_0;
|
|
badAddr_42 <= io_completeBadAddr_0;
|
|
redirectPc_42 <= io_completeRedirectPc_0;
|
|
csrAddr_42 <= io_completeCsrAddr_0;
|
|
csrCmd_42 <= io_completeCsrCmd_0;
|
|
csrRs1_42 <= io_completeCsrRs1_0;
|
|
csrZimm_42 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_698 | _GEN_103) begin
|
|
exceptionCause_42 <= 64'h0;
|
|
badAddr_42 <= 64'h0;
|
|
redirectPc_42 <= 64'h0;
|
|
csrAddr_42 <= 12'h0;
|
|
csrCmd_42 <= 3'h0;
|
|
csrRs1_42 <= 64'h0;
|
|
csrZimm_42 <= 5'h0;
|
|
end
|
|
if (_GEN_571) begin
|
|
exceptionCause_43 <= io_completeCause_1;
|
|
badAddr_43 <= io_completeBadAddr_1;
|
|
redirectPc_43 <= io_completeRedirectPc_1;
|
|
csrAddr_43 <= io_completeCsrAddr_1;
|
|
csrCmd_43 <= io_completeCsrCmd_1;
|
|
csrRs1_43 <= io_completeCsrRs1_1;
|
|
csrZimm_43 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_444) begin
|
|
exceptionCause_43 <= io_completeCause_0;
|
|
badAddr_43 <= io_completeBadAddr_0;
|
|
redirectPc_43 <= io_completeRedirectPc_0;
|
|
csrAddr_43 <= io_completeCsrAddr_0;
|
|
csrCmd_43 <= io_completeCsrCmd_0;
|
|
csrRs1_43 <= io_completeCsrRs1_0;
|
|
csrZimm_43 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_699 | _GEN_105) begin
|
|
exceptionCause_43 <= 64'h0;
|
|
badAddr_43 <= 64'h0;
|
|
redirectPc_43 <= 64'h0;
|
|
csrAddr_43 <= 12'h0;
|
|
csrCmd_43 <= 3'h0;
|
|
csrRs1_43 <= 64'h0;
|
|
csrZimm_43 <= 5'h0;
|
|
end
|
|
if (_GEN_572) begin
|
|
exceptionCause_44 <= io_completeCause_1;
|
|
badAddr_44 <= io_completeBadAddr_1;
|
|
redirectPc_44 <= io_completeRedirectPc_1;
|
|
csrAddr_44 <= io_completeCsrAddr_1;
|
|
csrCmd_44 <= io_completeCsrCmd_1;
|
|
csrRs1_44 <= io_completeCsrRs1_1;
|
|
csrZimm_44 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_445) begin
|
|
exceptionCause_44 <= io_completeCause_0;
|
|
badAddr_44 <= io_completeBadAddr_0;
|
|
redirectPc_44 <= io_completeRedirectPc_0;
|
|
csrAddr_44 <= io_completeCsrAddr_0;
|
|
csrCmd_44 <= io_completeCsrCmd_0;
|
|
csrRs1_44 <= io_completeCsrRs1_0;
|
|
csrZimm_44 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_700 | _GEN_107) begin
|
|
exceptionCause_44 <= 64'h0;
|
|
badAddr_44 <= 64'h0;
|
|
redirectPc_44 <= 64'h0;
|
|
csrAddr_44 <= 12'h0;
|
|
csrCmd_44 <= 3'h0;
|
|
csrRs1_44 <= 64'h0;
|
|
csrZimm_44 <= 5'h0;
|
|
end
|
|
if (_GEN_573) begin
|
|
exceptionCause_45 <= io_completeCause_1;
|
|
badAddr_45 <= io_completeBadAddr_1;
|
|
redirectPc_45 <= io_completeRedirectPc_1;
|
|
csrAddr_45 <= io_completeCsrAddr_1;
|
|
csrCmd_45 <= io_completeCsrCmd_1;
|
|
csrRs1_45 <= io_completeCsrRs1_1;
|
|
csrZimm_45 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_446) begin
|
|
exceptionCause_45 <= io_completeCause_0;
|
|
badAddr_45 <= io_completeBadAddr_0;
|
|
redirectPc_45 <= io_completeRedirectPc_0;
|
|
csrAddr_45 <= io_completeCsrAddr_0;
|
|
csrCmd_45 <= io_completeCsrCmd_0;
|
|
csrRs1_45 <= io_completeCsrRs1_0;
|
|
csrZimm_45 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_701 | _GEN_109) begin
|
|
exceptionCause_45 <= 64'h0;
|
|
badAddr_45 <= 64'h0;
|
|
redirectPc_45 <= 64'h0;
|
|
csrAddr_45 <= 12'h0;
|
|
csrCmd_45 <= 3'h0;
|
|
csrRs1_45 <= 64'h0;
|
|
csrZimm_45 <= 5'h0;
|
|
end
|
|
if (_GEN_574) begin
|
|
exceptionCause_46 <= io_completeCause_1;
|
|
badAddr_46 <= io_completeBadAddr_1;
|
|
redirectPc_46 <= io_completeRedirectPc_1;
|
|
csrAddr_46 <= io_completeCsrAddr_1;
|
|
csrCmd_46 <= io_completeCsrCmd_1;
|
|
csrRs1_46 <= io_completeCsrRs1_1;
|
|
csrZimm_46 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_447) begin
|
|
exceptionCause_46 <= io_completeCause_0;
|
|
badAddr_46 <= io_completeBadAddr_0;
|
|
redirectPc_46 <= io_completeRedirectPc_0;
|
|
csrAddr_46 <= io_completeCsrAddr_0;
|
|
csrCmd_46 <= io_completeCsrCmd_0;
|
|
csrRs1_46 <= io_completeCsrRs1_0;
|
|
csrZimm_46 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_702 | _GEN_111) begin
|
|
exceptionCause_46 <= 64'h0;
|
|
badAddr_46 <= 64'h0;
|
|
redirectPc_46 <= 64'h0;
|
|
csrAddr_46 <= 12'h0;
|
|
csrCmd_46 <= 3'h0;
|
|
csrRs1_46 <= 64'h0;
|
|
csrZimm_46 <= 5'h0;
|
|
end
|
|
if (_GEN_575) begin
|
|
exceptionCause_47 <= io_completeCause_1;
|
|
badAddr_47 <= io_completeBadAddr_1;
|
|
redirectPc_47 <= io_completeRedirectPc_1;
|
|
csrAddr_47 <= io_completeCsrAddr_1;
|
|
csrCmd_47 <= io_completeCsrCmd_1;
|
|
csrRs1_47 <= io_completeCsrRs1_1;
|
|
csrZimm_47 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_448) begin
|
|
exceptionCause_47 <= io_completeCause_0;
|
|
badAddr_47 <= io_completeBadAddr_0;
|
|
redirectPc_47 <= io_completeRedirectPc_0;
|
|
csrAddr_47 <= io_completeCsrAddr_0;
|
|
csrCmd_47 <= io_completeCsrCmd_0;
|
|
csrRs1_47 <= io_completeCsrRs1_0;
|
|
csrZimm_47 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_703 | _GEN_113) begin
|
|
exceptionCause_47 <= 64'h0;
|
|
badAddr_47 <= 64'h0;
|
|
redirectPc_47 <= 64'h0;
|
|
csrAddr_47 <= 12'h0;
|
|
csrCmd_47 <= 3'h0;
|
|
csrRs1_47 <= 64'h0;
|
|
csrZimm_47 <= 5'h0;
|
|
end
|
|
if (_GEN_576) begin
|
|
exceptionCause_48 <= io_completeCause_1;
|
|
badAddr_48 <= io_completeBadAddr_1;
|
|
redirectPc_48 <= io_completeRedirectPc_1;
|
|
csrAddr_48 <= io_completeCsrAddr_1;
|
|
csrCmd_48 <= io_completeCsrCmd_1;
|
|
csrRs1_48 <= io_completeCsrRs1_1;
|
|
csrZimm_48 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_449) begin
|
|
exceptionCause_48 <= io_completeCause_0;
|
|
badAddr_48 <= io_completeBadAddr_0;
|
|
redirectPc_48 <= io_completeRedirectPc_0;
|
|
csrAddr_48 <= io_completeCsrAddr_0;
|
|
csrCmd_48 <= io_completeCsrCmd_0;
|
|
csrRs1_48 <= io_completeCsrRs1_0;
|
|
csrZimm_48 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_704 | _GEN_115) begin
|
|
exceptionCause_48 <= 64'h0;
|
|
badAddr_48 <= 64'h0;
|
|
redirectPc_48 <= 64'h0;
|
|
csrAddr_48 <= 12'h0;
|
|
csrCmd_48 <= 3'h0;
|
|
csrRs1_48 <= 64'h0;
|
|
csrZimm_48 <= 5'h0;
|
|
end
|
|
if (_GEN_577) begin
|
|
exceptionCause_49 <= io_completeCause_1;
|
|
badAddr_49 <= io_completeBadAddr_1;
|
|
redirectPc_49 <= io_completeRedirectPc_1;
|
|
csrAddr_49 <= io_completeCsrAddr_1;
|
|
csrCmd_49 <= io_completeCsrCmd_1;
|
|
csrRs1_49 <= io_completeCsrRs1_1;
|
|
csrZimm_49 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_450) begin
|
|
exceptionCause_49 <= io_completeCause_0;
|
|
badAddr_49 <= io_completeBadAddr_0;
|
|
redirectPc_49 <= io_completeRedirectPc_0;
|
|
csrAddr_49 <= io_completeCsrAddr_0;
|
|
csrCmd_49 <= io_completeCsrCmd_0;
|
|
csrRs1_49 <= io_completeCsrRs1_0;
|
|
csrZimm_49 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_705 | _GEN_117) begin
|
|
exceptionCause_49 <= 64'h0;
|
|
badAddr_49 <= 64'h0;
|
|
redirectPc_49 <= 64'h0;
|
|
csrAddr_49 <= 12'h0;
|
|
csrCmd_49 <= 3'h0;
|
|
csrRs1_49 <= 64'h0;
|
|
csrZimm_49 <= 5'h0;
|
|
end
|
|
if (_GEN_578) begin
|
|
exceptionCause_50 <= io_completeCause_1;
|
|
badAddr_50 <= io_completeBadAddr_1;
|
|
redirectPc_50 <= io_completeRedirectPc_1;
|
|
csrAddr_50 <= io_completeCsrAddr_1;
|
|
csrCmd_50 <= io_completeCsrCmd_1;
|
|
csrRs1_50 <= io_completeCsrRs1_1;
|
|
csrZimm_50 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_451) begin
|
|
exceptionCause_50 <= io_completeCause_0;
|
|
badAddr_50 <= io_completeBadAddr_0;
|
|
redirectPc_50 <= io_completeRedirectPc_0;
|
|
csrAddr_50 <= io_completeCsrAddr_0;
|
|
csrCmd_50 <= io_completeCsrCmd_0;
|
|
csrRs1_50 <= io_completeCsrRs1_0;
|
|
csrZimm_50 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_706 | _GEN_119) begin
|
|
exceptionCause_50 <= 64'h0;
|
|
badAddr_50 <= 64'h0;
|
|
redirectPc_50 <= 64'h0;
|
|
csrAddr_50 <= 12'h0;
|
|
csrCmd_50 <= 3'h0;
|
|
csrRs1_50 <= 64'h0;
|
|
csrZimm_50 <= 5'h0;
|
|
end
|
|
if (_GEN_579) begin
|
|
exceptionCause_51 <= io_completeCause_1;
|
|
badAddr_51 <= io_completeBadAddr_1;
|
|
redirectPc_51 <= io_completeRedirectPc_1;
|
|
csrAddr_51 <= io_completeCsrAddr_1;
|
|
csrCmd_51 <= io_completeCsrCmd_1;
|
|
csrRs1_51 <= io_completeCsrRs1_1;
|
|
csrZimm_51 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_452) begin
|
|
exceptionCause_51 <= io_completeCause_0;
|
|
badAddr_51 <= io_completeBadAddr_0;
|
|
redirectPc_51 <= io_completeRedirectPc_0;
|
|
csrAddr_51 <= io_completeCsrAddr_0;
|
|
csrCmd_51 <= io_completeCsrCmd_0;
|
|
csrRs1_51 <= io_completeCsrRs1_0;
|
|
csrZimm_51 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_707 | _GEN_121) begin
|
|
exceptionCause_51 <= 64'h0;
|
|
badAddr_51 <= 64'h0;
|
|
redirectPc_51 <= 64'h0;
|
|
csrAddr_51 <= 12'h0;
|
|
csrCmd_51 <= 3'h0;
|
|
csrRs1_51 <= 64'h0;
|
|
csrZimm_51 <= 5'h0;
|
|
end
|
|
if (_GEN_580) begin
|
|
exceptionCause_52 <= io_completeCause_1;
|
|
badAddr_52 <= io_completeBadAddr_1;
|
|
redirectPc_52 <= io_completeRedirectPc_1;
|
|
csrAddr_52 <= io_completeCsrAddr_1;
|
|
csrCmd_52 <= io_completeCsrCmd_1;
|
|
csrRs1_52 <= io_completeCsrRs1_1;
|
|
csrZimm_52 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_453) begin
|
|
exceptionCause_52 <= io_completeCause_0;
|
|
badAddr_52 <= io_completeBadAddr_0;
|
|
redirectPc_52 <= io_completeRedirectPc_0;
|
|
csrAddr_52 <= io_completeCsrAddr_0;
|
|
csrCmd_52 <= io_completeCsrCmd_0;
|
|
csrRs1_52 <= io_completeCsrRs1_0;
|
|
csrZimm_52 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_708 | _GEN_123) begin
|
|
exceptionCause_52 <= 64'h0;
|
|
badAddr_52 <= 64'h0;
|
|
redirectPc_52 <= 64'h0;
|
|
csrAddr_52 <= 12'h0;
|
|
csrCmd_52 <= 3'h0;
|
|
csrRs1_52 <= 64'h0;
|
|
csrZimm_52 <= 5'h0;
|
|
end
|
|
if (_GEN_581) begin
|
|
exceptionCause_53 <= io_completeCause_1;
|
|
badAddr_53 <= io_completeBadAddr_1;
|
|
redirectPc_53 <= io_completeRedirectPc_1;
|
|
csrAddr_53 <= io_completeCsrAddr_1;
|
|
csrCmd_53 <= io_completeCsrCmd_1;
|
|
csrRs1_53 <= io_completeCsrRs1_1;
|
|
csrZimm_53 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_454) begin
|
|
exceptionCause_53 <= io_completeCause_0;
|
|
badAddr_53 <= io_completeBadAddr_0;
|
|
redirectPc_53 <= io_completeRedirectPc_0;
|
|
csrAddr_53 <= io_completeCsrAddr_0;
|
|
csrCmd_53 <= io_completeCsrCmd_0;
|
|
csrRs1_53 <= io_completeCsrRs1_0;
|
|
csrZimm_53 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_709 | _GEN_125) begin
|
|
exceptionCause_53 <= 64'h0;
|
|
badAddr_53 <= 64'h0;
|
|
redirectPc_53 <= 64'h0;
|
|
csrAddr_53 <= 12'h0;
|
|
csrCmd_53 <= 3'h0;
|
|
csrRs1_53 <= 64'h0;
|
|
csrZimm_53 <= 5'h0;
|
|
end
|
|
if (_GEN_582) begin
|
|
exceptionCause_54 <= io_completeCause_1;
|
|
badAddr_54 <= io_completeBadAddr_1;
|
|
redirectPc_54 <= io_completeRedirectPc_1;
|
|
csrAddr_54 <= io_completeCsrAddr_1;
|
|
csrCmd_54 <= io_completeCsrCmd_1;
|
|
csrRs1_54 <= io_completeCsrRs1_1;
|
|
csrZimm_54 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_455) begin
|
|
exceptionCause_54 <= io_completeCause_0;
|
|
badAddr_54 <= io_completeBadAddr_0;
|
|
redirectPc_54 <= io_completeRedirectPc_0;
|
|
csrAddr_54 <= io_completeCsrAddr_0;
|
|
csrCmd_54 <= io_completeCsrCmd_0;
|
|
csrRs1_54 <= io_completeCsrRs1_0;
|
|
csrZimm_54 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_710 | _GEN_127) begin
|
|
exceptionCause_54 <= 64'h0;
|
|
badAddr_54 <= 64'h0;
|
|
redirectPc_54 <= 64'h0;
|
|
csrAddr_54 <= 12'h0;
|
|
csrCmd_54 <= 3'h0;
|
|
csrRs1_54 <= 64'h0;
|
|
csrZimm_54 <= 5'h0;
|
|
end
|
|
if (_GEN_583) begin
|
|
exceptionCause_55 <= io_completeCause_1;
|
|
badAddr_55 <= io_completeBadAddr_1;
|
|
redirectPc_55 <= io_completeRedirectPc_1;
|
|
csrAddr_55 <= io_completeCsrAddr_1;
|
|
csrCmd_55 <= io_completeCsrCmd_1;
|
|
csrRs1_55 <= io_completeCsrRs1_1;
|
|
csrZimm_55 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_456) begin
|
|
exceptionCause_55 <= io_completeCause_0;
|
|
badAddr_55 <= io_completeBadAddr_0;
|
|
redirectPc_55 <= io_completeRedirectPc_0;
|
|
csrAddr_55 <= io_completeCsrAddr_0;
|
|
csrCmd_55 <= io_completeCsrCmd_0;
|
|
csrRs1_55 <= io_completeCsrRs1_0;
|
|
csrZimm_55 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_711 | _GEN_129) begin
|
|
exceptionCause_55 <= 64'h0;
|
|
badAddr_55 <= 64'h0;
|
|
redirectPc_55 <= 64'h0;
|
|
csrAddr_55 <= 12'h0;
|
|
csrCmd_55 <= 3'h0;
|
|
csrRs1_55 <= 64'h0;
|
|
csrZimm_55 <= 5'h0;
|
|
end
|
|
if (_GEN_584) begin
|
|
exceptionCause_56 <= io_completeCause_1;
|
|
badAddr_56 <= io_completeBadAddr_1;
|
|
redirectPc_56 <= io_completeRedirectPc_1;
|
|
csrAddr_56 <= io_completeCsrAddr_1;
|
|
csrCmd_56 <= io_completeCsrCmd_1;
|
|
csrRs1_56 <= io_completeCsrRs1_1;
|
|
csrZimm_56 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_457) begin
|
|
exceptionCause_56 <= io_completeCause_0;
|
|
badAddr_56 <= io_completeBadAddr_0;
|
|
redirectPc_56 <= io_completeRedirectPc_0;
|
|
csrAddr_56 <= io_completeCsrAddr_0;
|
|
csrCmd_56 <= io_completeCsrCmd_0;
|
|
csrRs1_56 <= io_completeCsrRs1_0;
|
|
csrZimm_56 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_712 | _GEN_131) begin
|
|
exceptionCause_56 <= 64'h0;
|
|
badAddr_56 <= 64'h0;
|
|
redirectPc_56 <= 64'h0;
|
|
csrAddr_56 <= 12'h0;
|
|
csrCmd_56 <= 3'h0;
|
|
csrRs1_56 <= 64'h0;
|
|
csrZimm_56 <= 5'h0;
|
|
end
|
|
if (_GEN_585) begin
|
|
exceptionCause_57 <= io_completeCause_1;
|
|
badAddr_57 <= io_completeBadAddr_1;
|
|
redirectPc_57 <= io_completeRedirectPc_1;
|
|
csrAddr_57 <= io_completeCsrAddr_1;
|
|
csrCmd_57 <= io_completeCsrCmd_1;
|
|
csrRs1_57 <= io_completeCsrRs1_1;
|
|
csrZimm_57 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_458) begin
|
|
exceptionCause_57 <= io_completeCause_0;
|
|
badAddr_57 <= io_completeBadAddr_0;
|
|
redirectPc_57 <= io_completeRedirectPc_0;
|
|
csrAddr_57 <= io_completeCsrAddr_0;
|
|
csrCmd_57 <= io_completeCsrCmd_0;
|
|
csrRs1_57 <= io_completeCsrRs1_0;
|
|
csrZimm_57 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_713 | _GEN_133) begin
|
|
exceptionCause_57 <= 64'h0;
|
|
badAddr_57 <= 64'h0;
|
|
redirectPc_57 <= 64'h0;
|
|
csrAddr_57 <= 12'h0;
|
|
csrCmd_57 <= 3'h0;
|
|
csrRs1_57 <= 64'h0;
|
|
csrZimm_57 <= 5'h0;
|
|
end
|
|
if (_GEN_586) begin
|
|
exceptionCause_58 <= io_completeCause_1;
|
|
badAddr_58 <= io_completeBadAddr_1;
|
|
redirectPc_58 <= io_completeRedirectPc_1;
|
|
csrAddr_58 <= io_completeCsrAddr_1;
|
|
csrCmd_58 <= io_completeCsrCmd_1;
|
|
csrRs1_58 <= io_completeCsrRs1_1;
|
|
csrZimm_58 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_459) begin
|
|
exceptionCause_58 <= io_completeCause_0;
|
|
badAddr_58 <= io_completeBadAddr_0;
|
|
redirectPc_58 <= io_completeRedirectPc_0;
|
|
csrAddr_58 <= io_completeCsrAddr_0;
|
|
csrCmd_58 <= io_completeCsrCmd_0;
|
|
csrRs1_58 <= io_completeCsrRs1_0;
|
|
csrZimm_58 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_714 | _GEN_135) begin
|
|
exceptionCause_58 <= 64'h0;
|
|
badAddr_58 <= 64'h0;
|
|
redirectPc_58 <= 64'h0;
|
|
csrAddr_58 <= 12'h0;
|
|
csrCmd_58 <= 3'h0;
|
|
csrRs1_58 <= 64'h0;
|
|
csrZimm_58 <= 5'h0;
|
|
end
|
|
if (_GEN_587) begin
|
|
exceptionCause_59 <= io_completeCause_1;
|
|
badAddr_59 <= io_completeBadAddr_1;
|
|
redirectPc_59 <= io_completeRedirectPc_1;
|
|
csrAddr_59 <= io_completeCsrAddr_1;
|
|
csrCmd_59 <= io_completeCsrCmd_1;
|
|
csrRs1_59 <= io_completeCsrRs1_1;
|
|
csrZimm_59 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_460) begin
|
|
exceptionCause_59 <= io_completeCause_0;
|
|
badAddr_59 <= io_completeBadAddr_0;
|
|
redirectPc_59 <= io_completeRedirectPc_0;
|
|
csrAddr_59 <= io_completeCsrAddr_0;
|
|
csrCmd_59 <= io_completeCsrCmd_0;
|
|
csrRs1_59 <= io_completeCsrRs1_0;
|
|
csrZimm_59 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_715 | _GEN_137) begin
|
|
exceptionCause_59 <= 64'h0;
|
|
badAddr_59 <= 64'h0;
|
|
redirectPc_59 <= 64'h0;
|
|
csrAddr_59 <= 12'h0;
|
|
csrCmd_59 <= 3'h0;
|
|
csrRs1_59 <= 64'h0;
|
|
csrZimm_59 <= 5'h0;
|
|
end
|
|
if (_GEN_588) begin
|
|
exceptionCause_60 <= io_completeCause_1;
|
|
badAddr_60 <= io_completeBadAddr_1;
|
|
redirectPc_60 <= io_completeRedirectPc_1;
|
|
csrAddr_60 <= io_completeCsrAddr_1;
|
|
csrCmd_60 <= io_completeCsrCmd_1;
|
|
csrRs1_60 <= io_completeCsrRs1_1;
|
|
csrZimm_60 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_461) begin
|
|
exceptionCause_60 <= io_completeCause_0;
|
|
badAddr_60 <= io_completeBadAddr_0;
|
|
redirectPc_60 <= io_completeRedirectPc_0;
|
|
csrAddr_60 <= io_completeCsrAddr_0;
|
|
csrCmd_60 <= io_completeCsrCmd_0;
|
|
csrRs1_60 <= io_completeCsrRs1_0;
|
|
csrZimm_60 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_716 | _GEN_139) begin
|
|
exceptionCause_60 <= 64'h0;
|
|
badAddr_60 <= 64'h0;
|
|
redirectPc_60 <= 64'h0;
|
|
csrAddr_60 <= 12'h0;
|
|
csrCmd_60 <= 3'h0;
|
|
csrRs1_60 <= 64'h0;
|
|
csrZimm_60 <= 5'h0;
|
|
end
|
|
if (_GEN_589) begin
|
|
exceptionCause_61 <= io_completeCause_1;
|
|
badAddr_61 <= io_completeBadAddr_1;
|
|
redirectPc_61 <= io_completeRedirectPc_1;
|
|
csrAddr_61 <= io_completeCsrAddr_1;
|
|
csrCmd_61 <= io_completeCsrCmd_1;
|
|
csrRs1_61 <= io_completeCsrRs1_1;
|
|
csrZimm_61 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_462) begin
|
|
exceptionCause_61 <= io_completeCause_0;
|
|
badAddr_61 <= io_completeBadAddr_0;
|
|
redirectPc_61 <= io_completeRedirectPc_0;
|
|
csrAddr_61 <= io_completeCsrAddr_0;
|
|
csrCmd_61 <= io_completeCsrCmd_0;
|
|
csrRs1_61 <= io_completeCsrRs1_0;
|
|
csrZimm_61 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_717 | _GEN_141) begin
|
|
exceptionCause_61 <= 64'h0;
|
|
badAddr_61 <= 64'h0;
|
|
redirectPc_61 <= 64'h0;
|
|
csrAddr_61 <= 12'h0;
|
|
csrCmd_61 <= 3'h0;
|
|
csrRs1_61 <= 64'h0;
|
|
csrZimm_61 <= 5'h0;
|
|
end
|
|
if (_GEN_590) begin
|
|
exceptionCause_62 <= io_completeCause_1;
|
|
badAddr_62 <= io_completeBadAddr_1;
|
|
redirectPc_62 <= io_completeRedirectPc_1;
|
|
csrAddr_62 <= io_completeCsrAddr_1;
|
|
csrCmd_62 <= io_completeCsrCmd_1;
|
|
csrRs1_62 <= io_completeCsrRs1_1;
|
|
csrZimm_62 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_463) begin
|
|
exceptionCause_62 <= io_completeCause_0;
|
|
badAddr_62 <= io_completeBadAddr_0;
|
|
redirectPc_62 <= io_completeRedirectPc_0;
|
|
csrAddr_62 <= io_completeCsrAddr_0;
|
|
csrCmd_62 <= io_completeCsrCmd_0;
|
|
csrRs1_62 <= io_completeCsrRs1_0;
|
|
csrZimm_62 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_718 | _GEN_143) begin
|
|
exceptionCause_62 <= 64'h0;
|
|
badAddr_62 <= 64'h0;
|
|
redirectPc_62 <= 64'h0;
|
|
csrAddr_62 <= 12'h0;
|
|
csrCmd_62 <= 3'h0;
|
|
csrRs1_62 <= 64'h0;
|
|
csrZimm_62 <= 5'h0;
|
|
end
|
|
if (_GEN_591) begin
|
|
exceptionCause_63 <= io_completeCause_1;
|
|
badAddr_63 <= io_completeBadAddr_1;
|
|
redirectPc_63 <= io_completeRedirectPc_1;
|
|
csrAddr_63 <= io_completeCsrAddr_1;
|
|
csrCmd_63 <= io_completeCsrCmd_1;
|
|
csrRs1_63 <= io_completeCsrRs1_1;
|
|
csrZimm_63 <= io_completeCsrZimm_1;
|
|
end
|
|
else if (_GEN_464) begin
|
|
exceptionCause_63 <= io_completeCause_0;
|
|
badAddr_63 <= io_completeBadAddr_0;
|
|
redirectPc_63 <= io_completeRedirectPc_0;
|
|
csrAddr_63 <= io_completeCsrAddr_0;
|
|
csrCmd_63 <= io_completeCsrCmd_0;
|
|
csrRs1_63 <= io_completeCsrRs1_0;
|
|
csrZimm_63 <= io_completeCsrZimm_0;
|
|
end
|
|
else if (_GEN_719 | _GEN_144) begin
|
|
exceptionCause_63 <= 64'h0;
|
|
badAddr_63 <= 64'h0;
|
|
redirectPc_63 <= 64'h0;
|
|
csrAddr_63 <= 12'h0;
|
|
csrCmd_63 <= 3'h0;
|
|
csrRs1_63 <= 64'h0;
|
|
csrZimm_63 <= 5'h0;
|
|
end
|
|
if (~(~commit0 & ~commit1 & allocated == 2'h0)) begin
|
|
automatic logic [1:0] committed;
|
|
committed = {1'h0, commit0} + {1'h0, commit1};
|
|
head <= head + {4'h0, committed};
|
|
tail <= tail + {4'h0, allocated};
|
|
count <= count + {5'h0, allocated} - {5'h0, committed};
|
|
end
|
|
end
|
|
valid_0 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h0 | _GEN_592) & _GEN_210 : ~_GEN_592 & _GEN_210);
|
|
valid_1 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h1 | _GEN_593) & _GEN_212 : ~_GEN_593 & _GEN_212);
|
|
valid_2 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h2 | _GEN_594) & _GEN_214 : ~_GEN_594 & _GEN_214);
|
|
valid_3 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h3 | _GEN_595) & _GEN_216 : ~_GEN_595 & _GEN_216);
|
|
valid_4 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h4 | _GEN_596) & _GEN_218 : ~_GEN_596 & _GEN_218);
|
|
valid_5 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h5 | _GEN_597) & _GEN_220 : ~_GEN_597 & _GEN_220);
|
|
valid_6 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h6 | _GEN_598) & _GEN_222 : ~_GEN_598 & _GEN_222);
|
|
valid_7 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h7 | _GEN_599) & _GEN_224 : ~_GEN_599 & _GEN_224);
|
|
valid_8 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h8 | _GEN_600) & _GEN_226 : ~_GEN_600 & _GEN_226);
|
|
valid_9 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h9 | _GEN_601) & _GEN_228 : ~_GEN_601 & _GEN_228);
|
|
valid_10 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'hA | _GEN_602) & _GEN_230 : ~_GEN_602 & _GEN_230);
|
|
valid_11 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'hB | _GEN_603) & _GEN_232 : ~_GEN_603 & _GEN_232);
|
|
valid_12 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'hC | _GEN_604) & _GEN_234 : ~_GEN_604 & _GEN_234);
|
|
valid_13 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'hD | _GEN_605) & _GEN_236 : ~_GEN_605 & _GEN_236);
|
|
valid_14 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'hE | _GEN_606) & _GEN_238 : ~_GEN_606 & _GEN_238);
|
|
valid_15 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'hF | _GEN_607) & _GEN_240 : ~_GEN_607 & _GEN_240);
|
|
valid_16 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h10 | _GEN_608) & _GEN_242 : ~_GEN_608 & _GEN_242);
|
|
valid_17 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h11 | _GEN_609) & _GEN_244 : ~_GEN_609 & _GEN_244);
|
|
valid_18 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h12 | _GEN_610) & _GEN_246 : ~_GEN_610 & _GEN_246);
|
|
valid_19 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h13 | _GEN_611) & _GEN_248 : ~_GEN_611 & _GEN_248);
|
|
valid_20 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h14 | _GEN_612) & _GEN_250 : ~_GEN_612 & _GEN_250);
|
|
valid_21 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h15 | _GEN_613) & _GEN_252 : ~_GEN_613 & _GEN_252);
|
|
valid_22 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h16 | _GEN_614) & _GEN_254 : ~_GEN_614 & _GEN_254);
|
|
valid_23 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h17 | _GEN_615) & _GEN_256 : ~_GEN_615 & _GEN_256);
|
|
valid_24 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h18 | _GEN_616) & _GEN_258 : ~_GEN_616 & _GEN_258);
|
|
valid_25 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h19 | _GEN_617) & _GEN_260 : ~_GEN_617 & _GEN_260);
|
|
valid_26 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h1A | _GEN_618) & _GEN_262 : ~_GEN_618 & _GEN_262);
|
|
valid_27 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h1B | _GEN_619) & _GEN_264 : ~_GEN_619 & _GEN_264);
|
|
valid_28 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h1C | _GEN_620) & _GEN_266 : ~_GEN_620 & _GEN_266);
|
|
valid_29 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h1D | _GEN_621) & _GEN_268 : ~_GEN_621 & _GEN_268);
|
|
valid_30 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h1E | _GEN_622) & _GEN_270 : ~_GEN_622 & _GEN_270);
|
|
valid_31 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h1F | _GEN_623) & _GEN_272 : ~_GEN_623 & _GEN_272);
|
|
valid_32 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h20 | _GEN_624) & _GEN_274 : ~_GEN_624 & _GEN_274);
|
|
valid_33 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h21 | _GEN_625) & _GEN_276 : ~_GEN_625 & _GEN_276);
|
|
valid_34 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h22 | _GEN_626) & _GEN_278 : ~_GEN_626 & _GEN_278);
|
|
valid_35 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h23 | _GEN_627) & _GEN_280 : ~_GEN_627 & _GEN_280);
|
|
valid_36 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h24 | _GEN_628) & _GEN_282 : ~_GEN_628 & _GEN_282);
|
|
valid_37 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h25 | _GEN_629) & _GEN_284 : ~_GEN_629 & _GEN_284);
|
|
valid_38 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h26 | _GEN_630) & _GEN_286 : ~_GEN_630 & _GEN_286);
|
|
valid_39 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h27 | _GEN_631) & _GEN_288 : ~_GEN_631 & _GEN_288);
|
|
valid_40 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h28 | _GEN_632) & _GEN_290 : ~_GEN_632 & _GEN_290);
|
|
valid_41 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h29 | _GEN_633) & _GEN_292 : ~_GEN_633 & _GEN_292);
|
|
valid_42 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h2A | _GEN_634) & _GEN_294 : ~_GEN_634 & _GEN_294);
|
|
valid_43 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h2B | _GEN_635) & _GEN_296 : ~_GEN_635 & _GEN_296);
|
|
valid_44 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h2C | _GEN_636) & _GEN_298 : ~_GEN_636 & _GEN_298);
|
|
valid_45 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h2D | _GEN_637) & _GEN_300 : ~_GEN_637 & _GEN_300);
|
|
valid_46 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h2E | _GEN_638) & _GEN_302 : ~_GEN_638 & _GEN_302);
|
|
valid_47 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h2F | _GEN_639) & _GEN_304 : ~_GEN_639 & _GEN_304);
|
|
valid_48 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h30 | _GEN_640) & _GEN_306 : ~_GEN_640 & _GEN_306);
|
|
valid_49 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h31 | _GEN_641) & _GEN_308 : ~_GEN_641 & _GEN_308);
|
|
valid_50 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h32 | _GEN_642) & _GEN_310 : ~_GEN_642 & _GEN_310);
|
|
valid_51 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h33 | _GEN_643) & _GEN_312 : ~_GEN_643 & _GEN_312);
|
|
valid_52 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h34 | _GEN_644) & _GEN_314 : ~_GEN_644 & _GEN_314);
|
|
valid_53 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h35 | _GEN_645) & _GEN_316 : ~_GEN_645 & _GEN_316);
|
|
valid_54 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h36 | _GEN_646) & _GEN_318 : ~_GEN_646 & _GEN_318);
|
|
valid_55 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h37 | _GEN_647) & _GEN_320 : ~_GEN_647 & _GEN_320);
|
|
valid_56 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h38 | _GEN_648) & _GEN_322 : ~_GEN_648 & _GEN_322);
|
|
valid_57 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h39 | _GEN_649) & _GEN_324 : ~_GEN_649 & _GEN_324);
|
|
valid_58 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h3A | _GEN_650) & _GEN_326 : ~_GEN_650 & _GEN_326);
|
|
valid_59 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h3B | _GEN_651) & _GEN_328 : ~_GEN_651 & _GEN_328);
|
|
valid_60 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h3C | _GEN_652) & _GEN_330 : ~_GEN_652 & _GEN_330);
|
|
valid_61 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h3D | _GEN_653) & _GEN_332 : ~_GEN_653 & _GEN_332);
|
|
valid_62 <=
|
|
~io_flush
|
|
& (commit1 ? ~(_head1_T == 6'h3E | _GEN_654) & _GEN_334 : ~_GEN_654 & _GEN_334);
|
|
valid_63 <=
|
|
~io_flush
|
|
& (commit1 ? ~((&_head1_T) | _GEN_655) & _GEN_336 : ~_GEN_655 & _GEN_336);
|
|
completed_0 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_465 | _GEN_401 | _GEN_337 : _GEN_401 | _GEN_337);
|
|
completed_1 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_466 | _GEN_402 | _GEN_338 : _GEN_402 | _GEN_338);
|
|
completed_2 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_467 | _GEN_403 | _GEN_339 : _GEN_403 | _GEN_339);
|
|
completed_3 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_468 | _GEN_404 | _GEN_340 : _GEN_404 | _GEN_340);
|
|
completed_4 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_469 | _GEN_405 | _GEN_341 : _GEN_405 | _GEN_341);
|
|
completed_5 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_470 | _GEN_406 | _GEN_342 : _GEN_406 | _GEN_342);
|
|
completed_6 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_471 | _GEN_407 | _GEN_343 : _GEN_407 | _GEN_343);
|
|
completed_7 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_472 | _GEN_408 | _GEN_344 : _GEN_408 | _GEN_344);
|
|
completed_8 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_473 | _GEN_409 | _GEN_345 : _GEN_409 | _GEN_345);
|
|
completed_9 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_474 | _GEN_410 | _GEN_346 : _GEN_410 | _GEN_346);
|
|
completed_10 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_475 | _GEN_411 | _GEN_347 : _GEN_411 | _GEN_347);
|
|
completed_11 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_476 | _GEN_412 | _GEN_348 : _GEN_412 | _GEN_348);
|
|
completed_12 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_477 | _GEN_413 | _GEN_349 : _GEN_413 | _GEN_349);
|
|
completed_13 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_478 | _GEN_414 | _GEN_350 : _GEN_414 | _GEN_350);
|
|
completed_14 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_479 | _GEN_415 | _GEN_351 : _GEN_415 | _GEN_351);
|
|
completed_15 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_480 | _GEN_416 | _GEN_352 : _GEN_416 | _GEN_352);
|
|
completed_16 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_481 | _GEN_417 | _GEN_353 : _GEN_417 | _GEN_353);
|
|
completed_17 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_482 | _GEN_418 | _GEN_354 : _GEN_418 | _GEN_354);
|
|
completed_18 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_483 | _GEN_419 | _GEN_355 : _GEN_419 | _GEN_355);
|
|
completed_19 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_484 | _GEN_420 | _GEN_356 : _GEN_420 | _GEN_356);
|
|
completed_20 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_485 | _GEN_421 | _GEN_357 : _GEN_421 | _GEN_357);
|
|
completed_21 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_486 | _GEN_422 | _GEN_358 : _GEN_422 | _GEN_358);
|
|
completed_22 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_487 | _GEN_423 | _GEN_359 : _GEN_423 | _GEN_359);
|
|
completed_23 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_488 | _GEN_424 | _GEN_360 : _GEN_424 | _GEN_360);
|
|
completed_24 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_489 | _GEN_425 | _GEN_361 : _GEN_425 | _GEN_361);
|
|
completed_25 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_490 | _GEN_426 | _GEN_362 : _GEN_426 | _GEN_362);
|
|
completed_26 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_491 | _GEN_427 | _GEN_363 : _GEN_427 | _GEN_363);
|
|
completed_27 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_492 | _GEN_428 | _GEN_364 : _GEN_428 | _GEN_364);
|
|
completed_28 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_493 | _GEN_429 | _GEN_365 : _GEN_429 | _GEN_365);
|
|
completed_29 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_494 | _GEN_430 | _GEN_366 : _GEN_430 | _GEN_366);
|
|
completed_30 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_495 | _GEN_431 | _GEN_367 : _GEN_431 | _GEN_367);
|
|
completed_31 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_496 | _GEN_432 | _GEN_368 : _GEN_432 | _GEN_368);
|
|
completed_32 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_497 | _GEN_433 | _GEN_369 : _GEN_433 | _GEN_369);
|
|
completed_33 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_498 | _GEN_434 | _GEN_370 : _GEN_434 | _GEN_370);
|
|
completed_34 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_499 | _GEN_435 | _GEN_371 : _GEN_435 | _GEN_371);
|
|
completed_35 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_500 | _GEN_436 | _GEN_372 : _GEN_436 | _GEN_372);
|
|
completed_36 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_501 | _GEN_437 | _GEN_373 : _GEN_437 | _GEN_373);
|
|
completed_37 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_502 | _GEN_438 | _GEN_374 : _GEN_438 | _GEN_374);
|
|
completed_38 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_503 | _GEN_439 | _GEN_375 : _GEN_439 | _GEN_375);
|
|
completed_39 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_504 | _GEN_440 | _GEN_376 : _GEN_440 | _GEN_376);
|
|
completed_40 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_505 | _GEN_441 | _GEN_377 : _GEN_441 | _GEN_377);
|
|
completed_41 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_506 | _GEN_442 | _GEN_378 : _GEN_442 | _GEN_378);
|
|
completed_42 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_507 | _GEN_443 | _GEN_379 : _GEN_443 | _GEN_379);
|
|
completed_43 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_508 | _GEN_444 | _GEN_380 : _GEN_444 | _GEN_380);
|
|
completed_44 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_509 | _GEN_445 | _GEN_381 : _GEN_445 | _GEN_381);
|
|
completed_45 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_510 | _GEN_446 | _GEN_382 : _GEN_446 | _GEN_382);
|
|
completed_46 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_511 | _GEN_447 | _GEN_383 : _GEN_447 | _GEN_383);
|
|
completed_47 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_512 | _GEN_448 | _GEN_384 : _GEN_448 | _GEN_384);
|
|
completed_48 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_513 | _GEN_449 | _GEN_385 : _GEN_449 | _GEN_385);
|
|
completed_49 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_514 | _GEN_450 | _GEN_386 : _GEN_450 | _GEN_386);
|
|
completed_50 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_515 | _GEN_451 | _GEN_387 : _GEN_451 | _GEN_387);
|
|
completed_51 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_516 | _GEN_452 | _GEN_388 : _GEN_452 | _GEN_388);
|
|
completed_52 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_517 | _GEN_453 | _GEN_389 : _GEN_453 | _GEN_389);
|
|
completed_53 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_518 | _GEN_454 | _GEN_390 : _GEN_454 | _GEN_390);
|
|
completed_54 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_519 | _GEN_455 | _GEN_391 : _GEN_455 | _GEN_391);
|
|
completed_55 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_520 | _GEN_456 | _GEN_392 : _GEN_456 | _GEN_392);
|
|
completed_56 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_521 | _GEN_457 | _GEN_393 : _GEN_457 | _GEN_393);
|
|
completed_57 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_522 | _GEN_458 | _GEN_394 : _GEN_458 | _GEN_394);
|
|
completed_58 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_523 | _GEN_459 | _GEN_395 : _GEN_459 | _GEN_395);
|
|
completed_59 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_524 | _GEN_460 | _GEN_396 : _GEN_460 | _GEN_396);
|
|
completed_60 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_525 | _GEN_461 | _GEN_397 : _GEN_461 | _GEN_397);
|
|
completed_61 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_526 | _GEN_462 | _GEN_398 : _GEN_462 | _GEN_398);
|
|
completed_62 <=
|
|
~io_flush
|
|
& (io_completeValid_1 ? _GEN_527 | _GEN_463 | _GEN_399 : _GEN_463 | _GEN_399);
|
|
completed_63 <=
|
|
~io_flush
|
|
& (io_completeValid_1
|
|
? (&io_completeIdx_1) | _GEN_464 | _GEN_400
|
|
: _GEN_464 | _GEN_400);
|
|
exception_0 <=
|
|
~io_flush
|
|
& (_GEN_528
|
|
? io_completeException_1
|
|
: _GEN_401
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_209 & exception_0 : ~_GEN_19 & exception_0);
|
|
exception_1 <=
|
|
~io_flush
|
|
& (_GEN_529
|
|
? io_completeException_1
|
|
: _GEN_402
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_211 & exception_1 : ~_GEN_21 & exception_1);
|
|
exception_2 <=
|
|
~io_flush
|
|
& (_GEN_530
|
|
? io_completeException_1
|
|
: _GEN_403
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_213 & exception_2 : ~_GEN_23 & exception_2);
|
|
exception_3 <=
|
|
~io_flush
|
|
& (_GEN_531
|
|
? io_completeException_1
|
|
: _GEN_404
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_215 & exception_3 : ~_GEN_25 & exception_3);
|
|
exception_4 <=
|
|
~io_flush
|
|
& (_GEN_532
|
|
? io_completeException_1
|
|
: _GEN_405
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_217 & exception_4 : ~_GEN_27 & exception_4);
|
|
exception_5 <=
|
|
~io_flush
|
|
& (_GEN_533
|
|
? io_completeException_1
|
|
: _GEN_406
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_219 & exception_5 : ~_GEN_29 & exception_5);
|
|
exception_6 <=
|
|
~io_flush
|
|
& (_GEN_534
|
|
? io_completeException_1
|
|
: _GEN_407
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_221 & exception_6 : ~_GEN_31 & exception_6);
|
|
exception_7 <=
|
|
~io_flush
|
|
& (_GEN_535
|
|
? io_completeException_1
|
|
: _GEN_408
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_223 & exception_7 : ~_GEN_33 & exception_7);
|
|
exception_8 <=
|
|
~io_flush
|
|
& (_GEN_536
|
|
? io_completeException_1
|
|
: _GEN_409
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_225 & exception_8 : ~_GEN_35 & exception_8);
|
|
exception_9 <=
|
|
~io_flush
|
|
& (_GEN_537
|
|
? io_completeException_1
|
|
: _GEN_410
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_227 & exception_9 : ~_GEN_37 & exception_9);
|
|
exception_10 <=
|
|
~io_flush
|
|
& (_GEN_538
|
|
? io_completeException_1
|
|
: _GEN_411
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_229 & exception_10 : ~_GEN_39 & exception_10);
|
|
exception_11 <=
|
|
~io_flush
|
|
& (_GEN_539
|
|
? io_completeException_1
|
|
: _GEN_412
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_231 & exception_11 : ~_GEN_41 & exception_11);
|
|
exception_12 <=
|
|
~io_flush
|
|
& (_GEN_540
|
|
? io_completeException_1
|
|
: _GEN_413
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_233 & exception_12 : ~_GEN_43 & exception_12);
|
|
exception_13 <=
|
|
~io_flush
|
|
& (_GEN_541
|
|
? io_completeException_1
|
|
: _GEN_414
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_235 & exception_13 : ~_GEN_45 & exception_13);
|
|
exception_14 <=
|
|
~io_flush
|
|
& (_GEN_542
|
|
? io_completeException_1
|
|
: _GEN_415
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_237 & exception_14 : ~_GEN_47 & exception_14);
|
|
exception_15 <=
|
|
~io_flush
|
|
& (_GEN_543
|
|
? io_completeException_1
|
|
: _GEN_416
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_239 & exception_15 : ~_GEN_49 & exception_15);
|
|
exception_16 <=
|
|
~io_flush
|
|
& (_GEN_544
|
|
? io_completeException_1
|
|
: _GEN_417
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_241 & exception_16 : ~_GEN_51 & exception_16);
|
|
exception_17 <=
|
|
~io_flush
|
|
& (_GEN_545
|
|
? io_completeException_1
|
|
: _GEN_418
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_243 & exception_17 : ~_GEN_53 & exception_17);
|
|
exception_18 <=
|
|
~io_flush
|
|
& (_GEN_546
|
|
? io_completeException_1
|
|
: _GEN_419
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_245 & exception_18 : ~_GEN_55 & exception_18);
|
|
exception_19 <=
|
|
~io_flush
|
|
& (_GEN_547
|
|
? io_completeException_1
|
|
: _GEN_420
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_247 & exception_19 : ~_GEN_57 & exception_19);
|
|
exception_20 <=
|
|
~io_flush
|
|
& (_GEN_548
|
|
? io_completeException_1
|
|
: _GEN_421
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_249 & exception_20 : ~_GEN_59 & exception_20);
|
|
exception_21 <=
|
|
~io_flush
|
|
& (_GEN_549
|
|
? io_completeException_1
|
|
: _GEN_422
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_251 & exception_21 : ~_GEN_61 & exception_21);
|
|
exception_22 <=
|
|
~io_flush
|
|
& (_GEN_550
|
|
? io_completeException_1
|
|
: _GEN_423
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_253 & exception_22 : ~_GEN_63 & exception_22);
|
|
exception_23 <=
|
|
~io_flush
|
|
& (_GEN_551
|
|
? io_completeException_1
|
|
: _GEN_424
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_255 & exception_23 : ~_GEN_65 & exception_23);
|
|
exception_24 <=
|
|
~io_flush
|
|
& (_GEN_552
|
|
? io_completeException_1
|
|
: _GEN_425
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_257 & exception_24 : ~_GEN_67 & exception_24);
|
|
exception_25 <=
|
|
~io_flush
|
|
& (_GEN_553
|
|
? io_completeException_1
|
|
: _GEN_426
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_259 & exception_25 : ~_GEN_69 & exception_25);
|
|
exception_26 <=
|
|
~io_flush
|
|
& (_GEN_554
|
|
? io_completeException_1
|
|
: _GEN_427
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_261 & exception_26 : ~_GEN_71 & exception_26);
|
|
exception_27 <=
|
|
~io_flush
|
|
& (_GEN_555
|
|
? io_completeException_1
|
|
: _GEN_428
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_263 & exception_27 : ~_GEN_73 & exception_27);
|
|
exception_28 <=
|
|
~io_flush
|
|
& (_GEN_556
|
|
? io_completeException_1
|
|
: _GEN_429
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_265 & exception_28 : ~_GEN_75 & exception_28);
|
|
exception_29 <=
|
|
~io_flush
|
|
& (_GEN_557
|
|
? io_completeException_1
|
|
: _GEN_430
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_267 & exception_29 : ~_GEN_77 & exception_29);
|
|
exception_30 <=
|
|
~io_flush
|
|
& (_GEN_558
|
|
? io_completeException_1
|
|
: _GEN_431
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_269 & exception_30 : ~_GEN_79 & exception_30);
|
|
exception_31 <=
|
|
~io_flush
|
|
& (_GEN_559
|
|
? io_completeException_1
|
|
: _GEN_432
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_271 & exception_31 : ~_GEN_81 & exception_31);
|
|
exception_32 <=
|
|
~io_flush
|
|
& (_GEN_560
|
|
? io_completeException_1
|
|
: _GEN_433
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_273 & exception_32 : ~_GEN_83 & exception_32);
|
|
exception_33 <=
|
|
~io_flush
|
|
& (_GEN_561
|
|
? io_completeException_1
|
|
: _GEN_434
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_275 & exception_33 : ~_GEN_85 & exception_33);
|
|
exception_34 <=
|
|
~io_flush
|
|
& (_GEN_562
|
|
? io_completeException_1
|
|
: _GEN_435
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_277 & exception_34 : ~_GEN_87 & exception_34);
|
|
exception_35 <=
|
|
~io_flush
|
|
& (_GEN_563
|
|
? io_completeException_1
|
|
: _GEN_436
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_279 & exception_35 : ~_GEN_89 & exception_35);
|
|
exception_36 <=
|
|
~io_flush
|
|
& (_GEN_564
|
|
? io_completeException_1
|
|
: _GEN_437
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_281 & exception_36 : ~_GEN_91 & exception_36);
|
|
exception_37 <=
|
|
~io_flush
|
|
& (_GEN_565
|
|
? io_completeException_1
|
|
: _GEN_438
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_283 & exception_37 : ~_GEN_93 & exception_37);
|
|
exception_38 <=
|
|
~io_flush
|
|
& (_GEN_566
|
|
? io_completeException_1
|
|
: _GEN_439
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_285 & exception_38 : ~_GEN_95 & exception_38);
|
|
exception_39 <=
|
|
~io_flush
|
|
& (_GEN_567
|
|
? io_completeException_1
|
|
: _GEN_440
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_287 & exception_39 : ~_GEN_97 & exception_39);
|
|
exception_40 <=
|
|
~io_flush
|
|
& (_GEN_568
|
|
? io_completeException_1
|
|
: _GEN_441
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_289 & exception_40 : ~_GEN_99 & exception_40);
|
|
exception_41 <=
|
|
~io_flush
|
|
& (_GEN_569
|
|
? io_completeException_1
|
|
: _GEN_442
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_291 & exception_41 : ~_GEN_101 & exception_41);
|
|
exception_42 <=
|
|
~io_flush
|
|
& (_GEN_570
|
|
? io_completeException_1
|
|
: _GEN_443
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_293 & exception_42 : ~_GEN_103 & exception_42);
|
|
exception_43 <=
|
|
~io_flush
|
|
& (_GEN_571
|
|
? io_completeException_1
|
|
: _GEN_444
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_295 & exception_43 : ~_GEN_105 & exception_43);
|
|
exception_44 <=
|
|
~io_flush
|
|
& (_GEN_572
|
|
? io_completeException_1
|
|
: _GEN_445
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_297 & exception_44 : ~_GEN_107 & exception_44);
|
|
exception_45 <=
|
|
~io_flush
|
|
& (_GEN_573
|
|
? io_completeException_1
|
|
: _GEN_446
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_299 & exception_45 : ~_GEN_109 & exception_45);
|
|
exception_46 <=
|
|
~io_flush
|
|
& (_GEN_574
|
|
? io_completeException_1
|
|
: _GEN_447
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_301 & exception_46 : ~_GEN_111 & exception_46);
|
|
exception_47 <=
|
|
~io_flush
|
|
& (_GEN_575
|
|
? io_completeException_1
|
|
: _GEN_448
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_303 & exception_47 : ~_GEN_113 & exception_47);
|
|
exception_48 <=
|
|
~io_flush
|
|
& (_GEN_576
|
|
? io_completeException_1
|
|
: _GEN_449
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_305 & exception_48 : ~_GEN_115 & exception_48);
|
|
exception_49 <=
|
|
~io_flush
|
|
& (_GEN_577
|
|
? io_completeException_1
|
|
: _GEN_450
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_307 & exception_49 : ~_GEN_117 & exception_49);
|
|
exception_50 <=
|
|
~io_flush
|
|
& (_GEN_578
|
|
? io_completeException_1
|
|
: _GEN_451
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_309 & exception_50 : ~_GEN_119 & exception_50);
|
|
exception_51 <=
|
|
~io_flush
|
|
& (_GEN_579
|
|
? io_completeException_1
|
|
: _GEN_452
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_311 & exception_51 : ~_GEN_121 & exception_51);
|
|
exception_52 <=
|
|
~io_flush
|
|
& (_GEN_580
|
|
? io_completeException_1
|
|
: _GEN_453
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_313 & exception_52 : ~_GEN_123 & exception_52);
|
|
exception_53 <=
|
|
~io_flush
|
|
& (_GEN_581
|
|
? io_completeException_1
|
|
: _GEN_454
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_315 & exception_53 : ~_GEN_125 & exception_53);
|
|
exception_54 <=
|
|
~io_flush
|
|
& (_GEN_582
|
|
? io_completeException_1
|
|
: _GEN_455
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_317 & exception_54 : ~_GEN_127 & exception_54);
|
|
exception_55 <=
|
|
~io_flush
|
|
& (_GEN_583
|
|
? io_completeException_1
|
|
: _GEN_456
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_319 & exception_55 : ~_GEN_129 & exception_55);
|
|
exception_56 <=
|
|
~io_flush
|
|
& (_GEN_584
|
|
? io_completeException_1
|
|
: _GEN_457
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_321 & exception_56 : ~_GEN_131 & exception_56);
|
|
exception_57 <=
|
|
~io_flush
|
|
& (_GEN_585
|
|
? io_completeException_1
|
|
: _GEN_458
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_323 & exception_57 : ~_GEN_133 & exception_57);
|
|
exception_58 <=
|
|
~io_flush
|
|
& (_GEN_586
|
|
? io_completeException_1
|
|
: _GEN_459
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_325 & exception_58 : ~_GEN_135 & exception_58);
|
|
exception_59 <=
|
|
~io_flush
|
|
& (_GEN_587
|
|
? io_completeException_1
|
|
: _GEN_460
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_327 & exception_59 : ~_GEN_137 & exception_59);
|
|
exception_60 <=
|
|
~io_flush
|
|
& (_GEN_588
|
|
? io_completeException_1
|
|
: _GEN_461
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_329 & exception_60 : ~_GEN_139 & exception_60);
|
|
exception_61 <=
|
|
~io_flush
|
|
& (_GEN_589
|
|
? io_completeException_1
|
|
: _GEN_462
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_331 & exception_61 : ~_GEN_141 & exception_61);
|
|
exception_62 <=
|
|
~io_flush
|
|
& (_GEN_590
|
|
? io_completeException_1
|
|
: _GEN_463
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_333 & exception_62 : ~_GEN_143 & exception_62);
|
|
exception_63 <=
|
|
~io_flush
|
|
& (_GEN_591
|
|
? io_completeException_1
|
|
: _GEN_464
|
|
? io_completeException_0
|
|
: _GEN_145 ? ~_GEN_335 & exception_63 : ~_GEN_144 & exception_63);
|
|
branchMispredict_0 <=
|
|
~io_flush
|
|
& (_GEN_528
|
|
? io_completeMispredict_1
|
|
: _GEN_401
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_209 & branchMispredict_0
|
|
: ~_GEN_19 & branchMispredict_0);
|
|
branchMispredict_1 <=
|
|
~io_flush
|
|
& (_GEN_529
|
|
? io_completeMispredict_1
|
|
: _GEN_402
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_211 & branchMispredict_1
|
|
: ~_GEN_21 & branchMispredict_1);
|
|
branchMispredict_2 <=
|
|
~io_flush
|
|
& (_GEN_530
|
|
? io_completeMispredict_1
|
|
: _GEN_403
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_213 & branchMispredict_2
|
|
: ~_GEN_23 & branchMispredict_2);
|
|
branchMispredict_3 <=
|
|
~io_flush
|
|
& (_GEN_531
|
|
? io_completeMispredict_1
|
|
: _GEN_404
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_215 & branchMispredict_3
|
|
: ~_GEN_25 & branchMispredict_3);
|
|
branchMispredict_4 <=
|
|
~io_flush
|
|
& (_GEN_532
|
|
? io_completeMispredict_1
|
|
: _GEN_405
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_217 & branchMispredict_4
|
|
: ~_GEN_27 & branchMispredict_4);
|
|
branchMispredict_5 <=
|
|
~io_flush
|
|
& (_GEN_533
|
|
? io_completeMispredict_1
|
|
: _GEN_406
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_219 & branchMispredict_5
|
|
: ~_GEN_29 & branchMispredict_5);
|
|
branchMispredict_6 <=
|
|
~io_flush
|
|
& (_GEN_534
|
|
? io_completeMispredict_1
|
|
: _GEN_407
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_221 & branchMispredict_6
|
|
: ~_GEN_31 & branchMispredict_6);
|
|
branchMispredict_7 <=
|
|
~io_flush
|
|
& (_GEN_535
|
|
? io_completeMispredict_1
|
|
: _GEN_408
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_223 & branchMispredict_7
|
|
: ~_GEN_33 & branchMispredict_7);
|
|
branchMispredict_8 <=
|
|
~io_flush
|
|
& (_GEN_536
|
|
? io_completeMispredict_1
|
|
: _GEN_409
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_225 & branchMispredict_8
|
|
: ~_GEN_35 & branchMispredict_8);
|
|
branchMispredict_9 <=
|
|
~io_flush
|
|
& (_GEN_537
|
|
? io_completeMispredict_1
|
|
: _GEN_410
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_227 & branchMispredict_9
|
|
: ~_GEN_37 & branchMispredict_9);
|
|
branchMispredict_10 <=
|
|
~io_flush
|
|
& (_GEN_538
|
|
? io_completeMispredict_1
|
|
: _GEN_411
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_229 & branchMispredict_10
|
|
: ~_GEN_39 & branchMispredict_10);
|
|
branchMispredict_11 <=
|
|
~io_flush
|
|
& (_GEN_539
|
|
? io_completeMispredict_1
|
|
: _GEN_412
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_231 & branchMispredict_11
|
|
: ~_GEN_41 & branchMispredict_11);
|
|
branchMispredict_12 <=
|
|
~io_flush
|
|
& (_GEN_540
|
|
? io_completeMispredict_1
|
|
: _GEN_413
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_233 & branchMispredict_12
|
|
: ~_GEN_43 & branchMispredict_12);
|
|
branchMispredict_13 <=
|
|
~io_flush
|
|
& (_GEN_541
|
|
? io_completeMispredict_1
|
|
: _GEN_414
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_235 & branchMispredict_13
|
|
: ~_GEN_45 & branchMispredict_13);
|
|
branchMispredict_14 <=
|
|
~io_flush
|
|
& (_GEN_542
|
|
? io_completeMispredict_1
|
|
: _GEN_415
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_237 & branchMispredict_14
|
|
: ~_GEN_47 & branchMispredict_14);
|
|
branchMispredict_15 <=
|
|
~io_flush
|
|
& (_GEN_543
|
|
? io_completeMispredict_1
|
|
: _GEN_416
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_239 & branchMispredict_15
|
|
: ~_GEN_49 & branchMispredict_15);
|
|
branchMispredict_16 <=
|
|
~io_flush
|
|
& (_GEN_544
|
|
? io_completeMispredict_1
|
|
: _GEN_417
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_241 & branchMispredict_16
|
|
: ~_GEN_51 & branchMispredict_16);
|
|
branchMispredict_17 <=
|
|
~io_flush
|
|
& (_GEN_545
|
|
? io_completeMispredict_1
|
|
: _GEN_418
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_243 & branchMispredict_17
|
|
: ~_GEN_53 & branchMispredict_17);
|
|
branchMispredict_18 <=
|
|
~io_flush
|
|
& (_GEN_546
|
|
? io_completeMispredict_1
|
|
: _GEN_419
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_245 & branchMispredict_18
|
|
: ~_GEN_55 & branchMispredict_18);
|
|
branchMispredict_19 <=
|
|
~io_flush
|
|
& (_GEN_547
|
|
? io_completeMispredict_1
|
|
: _GEN_420
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_247 & branchMispredict_19
|
|
: ~_GEN_57 & branchMispredict_19);
|
|
branchMispredict_20 <=
|
|
~io_flush
|
|
& (_GEN_548
|
|
? io_completeMispredict_1
|
|
: _GEN_421
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_249 & branchMispredict_20
|
|
: ~_GEN_59 & branchMispredict_20);
|
|
branchMispredict_21 <=
|
|
~io_flush
|
|
& (_GEN_549
|
|
? io_completeMispredict_1
|
|
: _GEN_422
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_251 & branchMispredict_21
|
|
: ~_GEN_61 & branchMispredict_21);
|
|
branchMispredict_22 <=
|
|
~io_flush
|
|
& (_GEN_550
|
|
? io_completeMispredict_1
|
|
: _GEN_423
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_253 & branchMispredict_22
|
|
: ~_GEN_63 & branchMispredict_22);
|
|
branchMispredict_23 <=
|
|
~io_flush
|
|
& (_GEN_551
|
|
? io_completeMispredict_1
|
|
: _GEN_424
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_255 & branchMispredict_23
|
|
: ~_GEN_65 & branchMispredict_23);
|
|
branchMispredict_24 <=
|
|
~io_flush
|
|
& (_GEN_552
|
|
? io_completeMispredict_1
|
|
: _GEN_425
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_257 & branchMispredict_24
|
|
: ~_GEN_67 & branchMispredict_24);
|
|
branchMispredict_25 <=
|
|
~io_flush
|
|
& (_GEN_553
|
|
? io_completeMispredict_1
|
|
: _GEN_426
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_259 & branchMispredict_25
|
|
: ~_GEN_69 & branchMispredict_25);
|
|
branchMispredict_26 <=
|
|
~io_flush
|
|
& (_GEN_554
|
|
? io_completeMispredict_1
|
|
: _GEN_427
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_261 & branchMispredict_26
|
|
: ~_GEN_71 & branchMispredict_26);
|
|
branchMispredict_27 <=
|
|
~io_flush
|
|
& (_GEN_555
|
|
? io_completeMispredict_1
|
|
: _GEN_428
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_263 & branchMispredict_27
|
|
: ~_GEN_73 & branchMispredict_27);
|
|
branchMispredict_28 <=
|
|
~io_flush
|
|
& (_GEN_556
|
|
? io_completeMispredict_1
|
|
: _GEN_429
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_265 & branchMispredict_28
|
|
: ~_GEN_75 & branchMispredict_28);
|
|
branchMispredict_29 <=
|
|
~io_flush
|
|
& (_GEN_557
|
|
? io_completeMispredict_1
|
|
: _GEN_430
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_267 & branchMispredict_29
|
|
: ~_GEN_77 & branchMispredict_29);
|
|
branchMispredict_30 <=
|
|
~io_flush
|
|
& (_GEN_558
|
|
? io_completeMispredict_1
|
|
: _GEN_431
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_269 & branchMispredict_30
|
|
: ~_GEN_79 & branchMispredict_30);
|
|
branchMispredict_31 <=
|
|
~io_flush
|
|
& (_GEN_559
|
|
? io_completeMispredict_1
|
|
: _GEN_432
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_271 & branchMispredict_31
|
|
: ~_GEN_81 & branchMispredict_31);
|
|
branchMispredict_32 <=
|
|
~io_flush
|
|
& (_GEN_560
|
|
? io_completeMispredict_1
|
|
: _GEN_433
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_273 & branchMispredict_32
|
|
: ~_GEN_83 & branchMispredict_32);
|
|
branchMispredict_33 <=
|
|
~io_flush
|
|
& (_GEN_561
|
|
? io_completeMispredict_1
|
|
: _GEN_434
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_275 & branchMispredict_33
|
|
: ~_GEN_85 & branchMispredict_33);
|
|
branchMispredict_34 <=
|
|
~io_flush
|
|
& (_GEN_562
|
|
? io_completeMispredict_1
|
|
: _GEN_435
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_277 & branchMispredict_34
|
|
: ~_GEN_87 & branchMispredict_34);
|
|
branchMispredict_35 <=
|
|
~io_flush
|
|
& (_GEN_563
|
|
? io_completeMispredict_1
|
|
: _GEN_436
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_279 & branchMispredict_35
|
|
: ~_GEN_89 & branchMispredict_35);
|
|
branchMispredict_36 <=
|
|
~io_flush
|
|
& (_GEN_564
|
|
? io_completeMispredict_1
|
|
: _GEN_437
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_281 & branchMispredict_36
|
|
: ~_GEN_91 & branchMispredict_36);
|
|
branchMispredict_37 <=
|
|
~io_flush
|
|
& (_GEN_565
|
|
? io_completeMispredict_1
|
|
: _GEN_438
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_283 & branchMispredict_37
|
|
: ~_GEN_93 & branchMispredict_37);
|
|
branchMispredict_38 <=
|
|
~io_flush
|
|
& (_GEN_566
|
|
? io_completeMispredict_1
|
|
: _GEN_439
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_285 & branchMispredict_38
|
|
: ~_GEN_95 & branchMispredict_38);
|
|
branchMispredict_39 <=
|
|
~io_flush
|
|
& (_GEN_567
|
|
? io_completeMispredict_1
|
|
: _GEN_440
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_287 & branchMispredict_39
|
|
: ~_GEN_97 & branchMispredict_39);
|
|
branchMispredict_40 <=
|
|
~io_flush
|
|
& (_GEN_568
|
|
? io_completeMispredict_1
|
|
: _GEN_441
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_289 & branchMispredict_40
|
|
: ~_GEN_99 & branchMispredict_40);
|
|
branchMispredict_41 <=
|
|
~io_flush
|
|
& (_GEN_569
|
|
? io_completeMispredict_1
|
|
: _GEN_442
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_291 & branchMispredict_41
|
|
: ~_GEN_101 & branchMispredict_41);
|
|
branchMispredict_42 <=
|
|
~io_flush
|
|
& (_GEN_570
|
|
? io_completeMispredict_1
|
|
: _GEN_443
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_293 & branchMispredict_42
|
|
: ~_GEN_103 & branchMispredict_42);
|
|
branchMispredict_43 <=
|
|
~io_flush
|
|
& (_GEN_571
|
|
? io_completeMispredict_1
|
|
: _GEN_444
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_295 & branchMispredict_43
|
|
: ~_GEN_105 & branchMispredict_43);
|
|
branchMispredict_44 <=
|
|
~io_flush
|
|
& (_GEN_572
|
|
? io_completeMispredict_1
|
|
: _GEN_445
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_297 & branchMispredict_44
|
|
: ~_GEN_107 & branchMispredict_44);
|
|
branchMispredict_45 <=
|
|
~io_flush
|
|
& (_GEN_573
|
|
? io_completeMispredict_1
|
|
: _GEN_446
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_299 & branchMispredict_45
|
|
: ~_GEN_109 & branchMispredict_45);
|
|
branchMispredict_46 <=
|
|
~io_flush
|
|
& (_GEN_574
|
|
? io_completeMispredict_1
|
|
: _GEN_447
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_301 & branchMispredict_46
|
|
: ~_GEN_111 & branchMispredict_46);
|
|
branchMispredict_47 <=
|
|
~io_flush
|
|
& (_GEN_575
|
|
? io_completeMispredict_1
|
|
: _GEN_448
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_303 & branchMispredict_47
|
|
: ~_GEN_113 & branchMispredict_47);
|
|
branchMispredict_48 <=
|
|
~io_flush
|
|
& (_GEN_576
|
|
? io_completeMispredict_1
|
|
: _GEN_449
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_305 & branchMispredict_48
|
|
: ~_GEN_115 & branchMispredict_48);
|
|
branchMispredict_49 <=
|
|
~io_flush
|
|
& (_GEN_577
|
|
? io_completeMispredict_1
|
|
: _GEN_450
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_307 & branchMispredict_49
|
|
: ~_GEN_117 & branchMispredict_49);
|
|
branchMispredict_50 <=
|
|
~io_flush
|
|
& (_GEN_578
|
|
? io_completeMispredict_1
|
|
: _GEN_451
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_309 & branchMispredict_50
|
|
: ~_GEN_119 & branchMispredict_50);
|
|
branchMispredict_51 <=
|
|
~io_flush
|
|
& (_GEN_579
|
|
? io_completeMispredict_1
|
|
: _GEN_452
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_311 & branchMispredict_51
|
|
: ~_GEN_121 & branchMispredict_51);
|
|
branchMispredict_52 <=
|
|
~io_flush
|
|
& (_GEN_580
|
|
? io_completeMispredict_1
|
|
: _GEN_453
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_313 & branchMispredict_52
|
|
: ~_GEN_123 & branchMispredict_52);
|
|
branchMispredict_53 <=
|
|
~io_flush
|
|
& (_GEN_581
|
|
? io_completeMispredict_1
|
|
: _GEN_454
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_315 & branchMispredict_53
|
|
: ~_GEN_125 & branchMispredict_53);
|
|
branchMispredict_54 <=
|
|
~io_flush
|
|
& (_GEN_582
|
|
? io_completeMispredict_1
|
|
: _GEN_455
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_317 & branchMispredict_54
|
|
: ~_GEN_127 & branchMispredict_54);
|
|
branchMispredict_55 <=
|
|
~io_flush
|
|
& (_GEN_583
|
|
? io_completeMispredict_1
|
|
: _GEN_456
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_319 & branchMispredict_55
|
|
: ~_GEN_129 & branchMispredict_55);
|
|
branchMispredict_56 <=
|
|
~io_flush
|
|
& (_GEN_584
|
|
? io_completeMispredict_1
|
|
: _GEN_457
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_321 & branchMispredict_56
|
|
: ~_GEN_131 & branchMispredict_56);
|
|
branchMispredict_57 <=
|
|
~io_flush
|
|
& (_GEN_585
|
|
? io_completeMispredict_1
|
|
: _GEN_458
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_323 & branchMispredict_57
|
|
: ~_GEN_133 & branchMispredict_57);
|
|
branchMispredict_58 <=
|
|
~io_flush
|
|
& (_GEN_586
|
|
? io_completeMispredict_1
|
|
: _GEN_459
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_325 & branchMispredict_58
|
|
: ~_GEN_135 & branchMispredict_58);
|
|
branchMispredict_59 <=
|
|
~io_flush
|
|
& (_GEN_587
|
|
? io_completeMispredict_1
|
|
: _GEN_460
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_327 & branchMispredict_59
|
|
: ~_GEN_137 & branchMispredict_59);
|
|
branchMispredict_60 <=
|
|
~io_flush
|
|
& (_GEN_588
|
|
? io_completeMispredict_1
|
|
: _GEN_461
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_329 & branchMispredict_60
|
|
: ~_GEN_139 & branchMispredict_60);
|
|
branchMispredict_61 <=
|
|
~io_flush
|
|
& (_GEN_589
|
|
? io_completeMispredict_1
|
|
: _GEN_462
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_331 & branchMispredict_61
|
|
: ~_GEN_141 & branchMispredict_61);
|
|
branchMispredict_62 <=
|
|
~io_flush
|
|
& (_GEN_590
|
|
? io_completeMispredict_1
|
|
: _GEN_463
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_333 & branchMispredict_62
|
|
: ~_GEN_143 & branchMispredict_62);
|
|
branchMispredict_63 <=
|
|
~io_flush
|
|
& (_GEN_591
|
|
? io_completeMispredict_1
|
|
: _GEN_464
|
|
? io_completeMispredict_0
|
|
: _GEN_145
|
|
? ~_GEN_335 & branchMispredict_63
|
|
: ~_GEN_144 & branchMispredict_63);
|
|
csrValid_0 <=
|
|
~io_flush
|
|
& (_GEN_528
|
|
? io_completeCsrValid_1
|
|
: _GEN_401
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_209 & csrValid_0 : ~_GEN_19 & csrValid_0);
|
|
csrValid_1 <=
|
|
~io_flush
|
|
& (_GEN_529
|
|
? io_completeCsrValid_1
|
|
: _GEN_402
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_211 & csrValid_1 : ~_GEN_21 & csrValid_1);
|
|
csrValid_2 <=
|
|
~io_flush
|
|
& (_GEN_530
|
|
? io_completeCsrValid_1
|
|
: _GEN_403
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_213 & csrValid_2 : ~_GEN_23 & csrValid_2);
|
|
csrValid_3 <=
|
|
~io_flush
|
|
& (_GEN_531
|
|
? io_completeCsrValid_1
|
|
: _GEN_404
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_215 & csrValid_3 : ~_GEN_25 & csrValid_3);
|
|
csrValid_4 <=
|
|
~io_flush
|
|
& (_GEN_532
|
|
? io_completeCsrValid_1
|
|
: _GEN_405
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_217 & csrValid_4 : ~_GEN_27 & csrValid_4);
|
|
csrValid_5 <=
|
|
~io_flush
|
|
& (_GEN_533
|
|
? io_completeCsrValid_1
|
|
: _GEN_406
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_219 & csrValid_5 : ~_GEN_29 & csrValid_5);
|
|
csrValid_6 <=
|
|
~io_flush
|
|
& (_GEN_534
|
|
? io_completeCsrValid_1
|
|
: _GEN_407
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_221 & csrValid_6 : ~_GEN_31 & csrValid_6);
|
|
csrValid_7 <=
|
|
~io_flush
|
|
& (_GEN_535
|
|
? io_completeCsrValid_1
|
|
: _GEN_408
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_223 & csrValid_7 : ~_GEN_33 & csrValid_7);
|
|
csrValid_8 <=
|
|
~io_flush
|
|
& (_GEN_536
|
|
? io_completeCsrValid_1
|
|
: _GEN_409
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_225 & csrValid_8 : ~_GEN_35 & csrValid_8);
|
|
csrValid_9 <=
|
|
~io_flush
|
|
& (_GEN_537
|
|
? io_completeCsrValid_1
|
|
: _GEN_410
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_227 & csrValid_9 : ~_GEN_37 & csrValid_9);
|
|
csrValid_10 <=
|
|
~io_flush
|
|
& (_GEN_538
|
|
? io_completeCsrValid_1
|
|
: _GEN_411
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_229 & csrValid_10 : ~_GEN_39 & csrValid_10);
|
|
csrValid_11 <=
|
|
~io_flush
|
|
& (_GEN_539
|
|
? io_completeCsrValid_1
|
|
: _GEN_412
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_231 & csrValid_11 : ~_GEN_41 & csrValid_11);
|
|
csrValid_12 <=
|
|
~io_flush
|
|
& (_GEN_540
|
|
? io_completeCsrValid_1
|
|
: _GEN_413
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_233 & csrValid_12 : ~_GEN_43 & csrValid_12);
|
|
csrValid_13 <=
|
|
~io_flush
|
|
& (_GEN_541
|
|
? io_completeCsrValid_1
|
|
: _GEN_414
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_235 & csrValid_13 : ~_GEN_45 & csrValid_13);
|
|
csrValid_14 <=
|
|
~io_flush
|
|
& (_GEN_542
|
|
? io_completeCsrValid_1
|
|
: _GEN_415
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_237 & csrValid_14 : ~_GEN_47 & csrValid_14);
|
|
csrValid_15 <=
|
|
~io_flush
|
|
& (_GEN_543
|
|
? io_completeCsrValid_1
|
|
: _GEN_416
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_239 & csrValid_15 : ~_GEN_49 & csrValid_15);
|
|
csrValid_16 <=
|
|
~io_flush
|
|
& (_GEN_544
|
|
? io_completeCsrValid_1
|
|
: _GEN_417
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_241 & csrValid_16 : ~_GEN_51 & csrValid_16);
|
|
csrValid_17 <=
|
|
~io_flush
|
|
& (_GEN_545
|
|
? io_completeCsrValid_1
|
|
: _GEN_418
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_243 & csrValid_17 : ~_GEN_53 & csrValid_17);
|
|
csrValid_18 <=
|
|
~io_flush
|
|
& (_GEN_546
|
|
? io_completeCsrValid_1
|
|
: _GEN_419
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_245 & csrValid_18 : ~_GEN_55 & csrValid_18);
|
|
csrValid_19 <=
|
|
~io_flush
|
|
& (_GEN_547
|
|
? io_completeCsrValid_1
|
|
: _GEN_420
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_247 & csrValid_19 : ~_GEN_57 & csrValid_19);
|
|
csrValid_20 <=
|
|
~io_flush
|
|
& (_GEN_548
|
|
? io_completeCsrValid_1
|
|
: _GEN_421
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_249 & csrValid_20 : ~_GEN_59 & csrValid_20);
|
|
csrValid_21 <=
|
|
~io_flush
|
|
& (_GEN_549
|
|
? io_completeCsrValid_1
|
|
: _GEN_422
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_251 & csrValid_21 : ~_GEN_61 & csrValid_21);
|
|
csrValid_22 <=
|
|
~io_flush
|
|
& (_GEN_550
|
|
? io_completeCsrValid_1
|
|
: _GEN_423
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_253 & csrValid_22 : ~_GEN_63 & csrValid_22);
|
|
csrValid_23 <=
|
|
~io_flush
|
|
& (_GEN_551
|
|
? io_completeCsrValid_1
|
|
: _GEN_424
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_255 & csrValid_23 : ~_GEN_65 & csrValid_23);
|
|
csrValid_24 <=
|
|
~io_flush
|
|
& (_GEN_552
|
|
? io_completeCsrValid_1
|
|
: _GEN_425
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_257 & csrValid_24 : ~_GEN_67 & csrValid_24);
|
|
csrValid_25 <=
|
|
~io_flush
|
|
& (_GEN_553
|
|
? io_completeCsrValid_1
|
|
: _GEN_426
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_259 & csrValid_25 : ~_GEN_69 & csrValid_25);
|
|
csrValid_26 <=
|
|
~io_flush
|
|
& (_GEN_554
|
|
? io_completeCsrValid_1
|
|
: _GEN_427
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_261 & csrValid_26 : ~_GEN_71 & csrValid_26);
|
|
csrValid_27 <=
|
|
~io_flush
|
|
& (_GEN_555
|
|
? io_completeCsrValid_1
|
|
: _GEN_428
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_263 & csrValid_27 : ~_GEN_73 & csrValid_27);
|
|
csrValid_28 <=
|
|
~io_flush
|
|
& (_GEN_556
|
|
? io_completeCsrValid_1
|
|
: _GEN_429
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_265 & csrValid_28 : ~_GEN_75 & csrValid_28);
|
|
csrValid_29 <=
|
|
~io_flush
|
|
& (_GEN_557
|
|
? io_completeCsrValid_1
|
|
: _GEN_430
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_267 & csrValid_29 : ~_GEN_77 & csrValid_29);
|
|
csrValid_30 <=
|
|
~io_flush
|
|
& (_GEN_558
|
|
? io_completeCsrValid_1
|
|
: _GEN_431
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_269 & csrValid_30 : ~_GEN_79 & csrValid_30);
|
|
csrValid_31 <=
|
|
~io_flush
|
|
& (_GEN_559
|
|
? io_completeCsrValid_1
|
|
: _GEN_432
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_271 & csrValid_31 : ~_GEN_81 & csrValid_31);
|
|
csrValid_32 <=
|
|
~io_flush
|
|
& (_GEN_560
|
|
? io_completeCsrValid_1
|
|
: _GEN_433
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_273 & csrValid_32 : ~_GEN_83 & csrValid_32);
|
|
csrValid_33 <=
|
|
~io_flush
|
|
& (_GEN_561
|
|
? io_completeCsrValid_1
|
|
: _GEN_434
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_275 & csrValid_33 : ~_GEN_85 & csrValid_33);
|
|
csrValid_34 <=
|
|
~io_flush
|
|
& (_GEN_562
|
|
? io_completeCsrValid_1
|
|
: _GEN_435
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_277 & csrValid_34 : ~_GEN_87 & csrValid_34);
|
|
csrValid_35 <=
|
|
~io_flush
|
|
& (_GEN_563
|
|
? io_completeCsrValid_1
|
|
: _GEN_436
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_279 & csrValid_35 : ~_GEN_89 & csrValid_35);
|
|
csrValid_36 <=
|
|
~io_flush
|
|
& (_GEN_564
|
|
? io_completeCsrValid_1
|
|
: _GEN_437
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_281 & csrValid_36 : ~_GEN_91 & csrValid_36);
|
|
csrValid_37 <=
|
|
~io_flush
|
|
& (_GEN_565
|
|
? io_completeCsrValid_1
|
|
: _GEN_438
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_283 & csrValid_37 : ~_GEN_93 & csrValid_37);
|
|
csrValid_38 <=
|
|
~io_flush
|
|
& (_GEN_566
|
|
? io_completeCsrValid_1
|
|
: _GEN_439
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_285 & csrValid_38 : ~_GEN_95 & csrValid_38);
|
|
csrValid_39 <=
|
|
~io_flush
|
|
& (_GEN_567
|
|
? io_completeCsrValid_1
|
|
: _GEN_440
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_287 & csrValid_39 : ~_GEN_97 & csrValid_39);
|
|
csrValid_40 <=
|
|
~io_flush
|
|
& (_GEN_568
|
|
? io_completeCsrValid_1
|
|
: _GEN_441
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_289 & csrValid_40 : ~_GEN_99 & csrValid_40);
|
|
csrValid_41 <=
|
|
~io_flush
|
|
& (_GEN_569
|
|
? io_completeCsrValid_1
|
|
: _GEN_442
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_291 & csrValid_41 : ~_GEN_101 & csrValid_41);
|
|
csrValid_42 <=
|
|
~io_flush
|
|
& (_GEN_570
|
|
? io_completeCsrValid_1
|
|
: _GEN_443
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_293 & csrValid_42 : ~_GEN_103 & csrValid_42);
|
|
csrValid_43 <=
|
|
~io_flush
|
|
& (_GEN_571
|
|
? io_completeCsrValid_1
|
|
: _GEN_444
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_295 & csrValid_43 : ~_GEN_105 & csrValid_43);
|
|
csrValid_44 <=
|
|
~io_flush
|
|
& (_GEN_572
|
|
? io_completeCsrValid_1
|
|
: _GEN_445
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_297 & csrValid_44 : ~_GEN_107 & csrValid_44);
|
|
csrValid_45 <=
|
|
~io_flush
|
|
& (_GEN_573
|
|
? io_completeCsrValid_1
|
|
: _GEN_446
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_299 & csrValid_45 : ~_GEN_109 & csrValid_45);
|
|
csrValid_46 <=
|
|
~io_flush
|
|
& (_GEN_574
|
|
? io_completeCsrValid_1
|
|
: _GEN_447
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_301 & csrValid_46 : ~_GEN_111 & csrValid_46);
|
|
csrValid_47 <=
|
|
~io_flush
|
|
& (_GEN_575
|
|
? io_completeCsrValid_1
|
|
: _GEN_448
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_303 & csrValid_47 : ~_GEN_113 & csrValid_47);
|
|
csrValid_48 <=
|
|
~io_flush
|
|
& (_GEN_576
|
|
? io_completeCsrValid_1
|
|
: _GEN_449
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_305 & csrValid_48 : ~_GEN_115 & csrValid_48);
|
|
csrValid_49 <=
|
|
~io_flush
|
|
& (_GEN_577
|
|
? io_completeCsrValid_1
|
|
: _GEN_450
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_307 & csrValid_49 : ~_GEN_117 & csrValid_49);
|
|
csrValid_50 <=
|
|
~io_flush
|
|
& (_GEN_578
|
|
? io_completeCsrValid_1
|
|
: _GEN_451
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_309 & csrValid_50 : ~_GEN_119 & csrValid_50);
|
|
csrValid_51 <=
|
|
~io_flush
|
|
& (_GEN_579
|
|
? io_completeCsrValid_1
|
|
: _GEN_452
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_311 & csrValid_51 : ~_GEN_121 & csrValid_51);
|
|
csrValid_52 <=
|
|
~io_flush
|
|
& (_GEN_580
|
|
? io_completeCsrValid_1
|
|
: _GEN_453
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_313 & csrValid_52 : ~_GEN_123 & csrValid_52);
|
|
csrValid_53 <=
|
|
~io_flush
|
|
& (_GEN_581
|
|
? io_completeCsrValid_1
|
|
: _GEN_454
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_315 & csrValid_53 : ~_GEN_125 & csrValid_53);
|
|
csrValid_54 <=
|
|
~io_flush
|
|
& (_GEN_582
|
|
? io_completeCsrValid_1
|
|
: _GEN_455
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_317 & csrValid_54 : ~_GEN_127 & csrValid_54);
|
|
csrValid_55 <=
|
|
~io_flush
|
|
& (_GEN_583
|
|
? io_completeCsrValid_1
|
|
: _GEN_456
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_319 & csrValid_55 : ~_GEN_129 & csrValid_55);
|
|
csrValid_56 <=
|
|
~io_flush
|
|
& (_GEN_584
|
|
? io_completeCsrValid_1
|
|
: _GEN_457
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_321 & csrValid_56 : ~_GEN_131 & csrValid_56);
|
|
csrValid_57 <=
|
|
~io_flush
|
|
& (_GEN_585
|
|
? io_completeCsrValid_1
|
|
: _GEN_458
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_323 & csrValid_57 : ~_GEN_133 & csrValid_57);
|
|
csrValid_58 <=
|
|
~io_flush
|
|
& (_GEN_586
|
|
? io_completeCsrValid_1
|
|
: _GEN_459
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_325 & csrValid_58 : ~_GEN_135 & csrValid_58);
|
|
csrValid_59 <=
|
|
~io_flush
|
|
& (_GEN_587
|
|
? io_completeCsrValid_1
|
|
: _GEN_460
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_327 & csrValid_59 : ~_GEN_137 & csrValid_59);
|
|
csrValid_60 <=
|
|
~io_flush
|
|
& (_GEN_588
|
|
? io_completeCsrValid_1
|
|
: _GEN_461
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_329 & csrValid_60 : ~_GEN_139 & csrValid_60);
|
|
csrValid_61 <=
|
|
~io_flush
|
|
& (_GEN_589
|
|
? io_completeCsrValid_1
|
|
: _GEN_462
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_331 & csrValid_61 : ~_GEN_141 & csrValid_61);
|
|
csrValid_62 <=
|
|
~io_flush
|
|
& (_GEN_590
|
|
? io_completeCsrValid_1
|
|
: _GEN_463
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_333 & csrValid_62 : ~_GEN_143 & csrValid_62);
|
|
csrValid_63 <=
|
|
~io_flush
|
|
& (_GEN_591
|
|
? io_completeCsrValid_1
|
|
: _GEN_464
|
|
? io_completeCsrValid_0
|
|
: _GEN_145 ? ~_GEN_335 & csrValid_63 : ~_GEN_144 & csrValid_63);
|
|
end
|
|
end // always @(posedge)
|
|
assign io_allocateIdx_0 = tail;
|
|
assign io_allocateIdx_1 = _tail1_T;
|
|
assign io_canAllocate = |(_io_canAllocate_T[6:1]);
|
|
assign io_commitValid_0 = io_commitValid_0_0;
|
|
assign io_commitValid_1 = io_commitValid_1_0;
|
|
assign io_commit_0_robIdx = _GEN[head];
|
|
assign io_commit_0_archDest = _GEN_0[head];
|
|
assign io_commit_0_writesDest = _GEN_1[head];
|
|
assign io_commit_0_opClass = _GEN_2[head];
|
|
assign io_commit_0_dest = _GEN_3[head];
|
|
assign io_commit_0_oldDest = _GEN_4[head];
|
|
assign io_commit_0_exception = io_commit_0_exception_0;
|
|
assign io_commit_0_exceptionCause = _GEN_8[head];
|
|
assign io_commit_0_badAddr = _GEN_9[head];
|
|
assign io_commit_0_branchMispredict = io_commit_0_branchMispredict_0;
|
|
assign io_commit_0_redirectPc = _GEN_11[head];
|
|
assign io_commit_0_csrValid = _GEN_12[head];
|
|
assign io_commit_0_csrAddr = _GEN_13[head];
|
|
assign io_commit_0_csrCmd = _GEN_14[head];
|
|
assign io_commit_0_csrRs1 = _GEN_15[head];
|
|
assign io_commit_0_csrZimm = _GEN_16[head];
|
|
assign io_commit_1_robIdx = _GEN[_head1_T];
|
|
assign io_commit_1_archDest = _GEN_0[_head1_T];
|
|
assign io_commit_1_writesDest = _GEN_1[_head1_T];
|
|
assign io_commit_1_opClass = _GEN_2[_head1_T];
|
|
assign io_commit_1_dest = _GEN_3[_head1_T];
|
|
assign io_commit_1_oldDest = _GEN_4[_head1_T];
|
|
assign io_commit_1_exception = _GEN_7[_head1_T];
|
|
assign io_commit_1_exceptionCause = _GEN_8[_head1_T];
|
|
assign io_commit_1_badAddr = _GEN_9[_head1_T];
|
|
assign io_commit_1_branchMispredict = _GEN_10[_head1_T];
|
|
assign io_commit_1_redirectPc = _GEN_11[_head1_T];
|
|
assign io_commit_1_csrValid = _GEN_12[_head1_T];
|
|
assign io_commit_1_csrAddr = _GEN_13[_head1_T];
|
|
assign io_commit_1_csrCmd = _GEN_14[_head1_T];
|
|
assign io_commit_1_csrRs1 = _GEN_15[_head1_T];
|
|
assign io_commit_1_csrZimm = _GEN_16[_head1_T];
|
|
endmodule
|
|
|