hexu/tatu
2
1
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
main
tatu/generated-ooo/StoreQueue.sv
abnerhexu a32db39c80 fix: pass remaining riscv isa tests
2026-06-27 07:07:07 +00:00

2384 lines
115 KiB
Systemverilog
Raw Permalink Blame History

// Generated by CIRCT firtool-1.139.0
module StoreQueue(
input clock,
reset,
io_enqValid,
input [5:0] io_enqRobIdx,
output [3:0] io_enqIdx,
input io_writeAddr,
io_writeData,
input [3:0] io_writeIdx,
input [63:0] io_addr,
io_data,
input [2:0] io_size,
input [63:0] io_loadAddr,
input [2:0] io_loadSize,
input [5:0] io_loadRobIdx,
output io_forwardValid,
output [63:0] io_forwardData,
output io_forwardBlock,
io_olderStoreValid,
input io_commitValid,
input [5:0] io_commitRobIdx,
output io_drainValid,
output [63:0] io_drain_addr,
io_drain_data,
output [2:0] io_drain_size,
input io_drainReady,
io_flush
);
reg entries_0_valid;
reg [5:0] entries_0_robIdx;
reg entries_0_addrValid;
reg entries_0_dataValid;
reg [63:0] entries_0_addr;
reg [63:0] entries_0_data;
reg [2:0] entries_0_size;
reg entries_0_committed;
reg entries_1_valid;
reg [5:0] entries_1_robIdx;
reg entries_1_addrValid;
reg entries_1_dataValid;
reg [63:0] entries_1_addr;
reg [63:0] entries_1_data;
reg [2:0] entries_1_size;
reg entries_1_committed;
reg entries_2_valid;
reg [5:0] entries_2_robIdx;
reg entries_2_addrValid;
reg entries_2_dataValid;
reg [63:0] entries_2_addr;
reg [63:0] entries_2_data;
reg [2:0] entries_2_size;
reg entries_2_committed;
reg entries_3_valid;
reg [5:0] entries_3_robIdx;
reg entries_3_addrValid;
reg entries_3_dataValid;
reg [63:0] entries_3_addr;
reg [63:0] entries_3_data;
reg [2:0] entries_3_size;
reg entries_3_committed;
reg entries_4_valid;
reg [5:0] entries_4_robIdx;
reg entries_4_addrValid;
reg entries_4_dataValid;
reg [63:0] entries_4_addr;
reg [63:0] entries_4_data;
reg [2:0] entries_4_size;
reg entries_4_committed;
reg entries_5_valid;
reg [5:0] entries_5_robIdx;
reg entries_5_addrValid;
reg entries_5_dataValid;
reg [63:0] entries_5_addr;
reg [63:0] entries_5_data;
reg [2:0] entries_5_size;
reg entries_5_committed;
reg entries_6_valid;
reg [5:0] entries_6_robIdx;
reg entries_6_addrValid;
reg entries_6_dataValid;
reg [63:0] entries_6_addr;
reg [63:0] entries_6_data;
reg [2:0] entries_6_size;
reg entries_6_committed;
reg entries_7_valid;
reg [5:0] entries_7_robIdx;
reg entries_7_addrValid;
reg entries_7_dataValid;
reg [63:0] entries_7_addr;
reg [63:0] entries_7_data;
reg [2:0] entries_7_size;
reg entries_7_committed;
reg entries_8_valid;
reg [5:0] entries_8_robIdx;
reg entries_8_addrValid;
reg entries_8_dataValid;
reg [63:0] entries_8_addr;
reg [63:0] entries_8_data;
reg [2:0] entries_8_size;
reg entries_8_committed;
reg entries_9_valid;
reg [5:0] entries_9_robIdx;
reg entries_9_addrValid;
reg entries_9_dataValid;
reg [63:0] entries_9_addr;
reg [63:0] entries_9_data;
reg [2:0] entries_9_size;
reg entries_9_committed;
reg entries_10_valid;
reg [5:0] entries_10_robIdx;
reg entries_10_addrValid;
reg entries_10_dataValid;
reg [63:0] entries_10_addr;
reg [63:0] entries_10_data;
reg [2:0] entries_10_size;
reg entries_10_committed;
reg entries_11_valid;
reg [5:0] entries_11_robIdx;
reg entries_11_addrValid;
reg entries_11_dataValid;
reg [63:0] entries_11_addr;
reg [63:0] entries_11_data;
reg [2:0] entries_11_size;
reg entries_11_committed;
reg entries_12_valid;
reg [5:0] entries_12_robIdx;
reg entries_12_addrValid;
reg entries_12_dataValid;
reg [63:0] entries_12_addr;
reg [63:0] entries_12_data;
reg [2:0] entries_12_size;
reg entries_12_committed;
reg entries_13_valid;
reg [5:0] entries_13_robIdx;
reg entries_13_addrValid;
reg entries_13_dataValid;
reg [63:0] entries_13_addr;
reg [63:0] entries_13_data;
reg [2:0] entries_13_size;
reg entries_13_committed;
reg entries_14_valid;
reg [5:0] entries_14_robIdx;
reg entries_14_addrValid;
reg entries_14_dataValid;
reg [63:0] entries_14_addr;
reg [63:0] entries_14_data;
reg [2:0] entries_14_size;
reg entries_14_committed;
reg entries_15_valid;
reg [5:0] entries_15_robIdx;
reg entries_15_addrValid;
reg entries_15_dataValid;
reg [63:0] entries_15_addr;
reg [63:0] entries_15_data;
reg [2:0] entries_15_size;
reg entries_15_committed;
wire [14:0] enqOH =
entries_0_valid
? (entries_1_valid
? (entries_2_valid
? (entries_3_valid
? (entries_4_valid
? (entries_5_valid
? (entries_6_valid
? (entries_7_valid
? (entries_8_valid
? (entries_9_valid
? (entries_10_valid
? (entries_11_valid
? (entries_12_valid
? (entries_13_valid
? (entries_14_valid
? {~entries_15_valid,
14'h0}
: 15'h2000)
: 15'h1000)
: 15'h800)
: 15'h400)
: 15'h200)
: 15'h100)
: 15'h80)
: 15'h40)
: 15'h20)
: 15'h10)
: 15'h8)
: 15'h4)
: 15'h2)
: 15'h1)
: 15'h0;
wire [6:0] _enqIdx_T_1 = enqOH[14:8] | enqOH[6:0];
wire [2:0] _enqIdx_T_3 = _enqIdx_T_1[6:4] | _enqIdx_T_1[2:0];
wire [3:0] enqIdx =
{|(enqOH[14:7]),
|(_enqIdx_T_1[6:3]),
|(_enqIdx_T_3[2:1]),
_enqIdx_T_3[2] | _enqIdx_T_3[0]};
wire _io_forwardValid_T_1 = io_loadSize == 3'h0;
wire _io_forwardValid_T_3 = io_loadSize == 3'h1;
wire _io_forwardValid_T_5 = io_loadSize == 3'h2;
wire _io_forwardValid_T_7 = io_loadSize == 3'h3;
wire [14:0] _loadMask_shifted_T_9 =
{7'h0,
_io_forwardValid_T_7
? 8'hFF
: _io_forwardValid_T_5
? 8'hF
: _io_forwardValid_T_3 ? 8'h3 : _io_forwardValid_T_1 ? 8'h1 : 8'hFF}
<< io_loadAddr[2:0];
wire [5:0] _dist_T_112 = io_loadRobIdx - entries_0_robIdx;
wire olderVec_0 = entries_0_valid & (|_dist_T_112) & ~(_dist_T_112[5]);
wire _overlaps_T = olderVec_0 & entries_0_addrValid;
wire forwardVec_0 =
_overlaps_T & entries_0_dataValid & entries_0_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_13 = entries_0_size == 3'h0;
wire _overlaps_T_15 = entries_0_size == 3'h1;
wire _overlaps_T_17 = entries_0_size == 3'h2;
wire _overlaps_T_19 = entries_0_size == 3'h3;
wire [14:0] _storeMasks_0_shifted_T_9 =
{7'h0,
_overlaps_T_19
? 8'hFF
: _overlaps_T_17 ? 8'hF : _overlaps_T_15 ? 8'h3 : _overlaps_T_13 ? 8'h1 : 8'hFF}
<< entries_0_addr[2:0];
wire [5:0] _dist_T_113 = io_loadRobIdx - entries_1_robIdx;
wire olderVec_1 = entries_1_valid & (|_dist_T_113) & ~(_dist_T_113[5]);
wire _overlaps_T_26 = olderVec_1 & entries_1_addrValid;
wire forwardVec_1 =
_overlaps_T_26 & entries_1_dataValid & entries_1_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_39 = entries_1_size == 3'h0;
wire _overlaps_T_41 = entries_1_size == 3'h1;
wire _overlaps_T_43 = entries_1_size == 3'h2;
wire _overlaps_T_45 = entries_1_size == 3'h3;
wire [14:0] _storeMasks_1_shifted_T_9 =
{7'h0,
_overlaps_T_45
? 8'hFF
: _overlaps_T_43 ? 8'hF : _overlaps_T_41 ? 8'h3 : _overlaps_T_39 ? 8'h1 : 8'hFF}
<< entries_1_addr[2:0];
wire [5:0] _dist_T_114 = io_loadRobIdx - entries_2_robIdx;
wire olderVec_2 = entries_2_valid & (|_dist_T_114) & ~(_dist_T_114[5]);
wire _overlaps_T_52 = olderVec_2 & entries_2_addrValid;
wire forwardVec_2 =
_overlaps_T_52 & entries_2_dataValid & entries_2_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_65 = entries_2_size == 3'h0;
wire _overlaps_T_67 = entries_2_size == 3'h1;
wire _overlaps_T_69 = entries_2_size == 3'h2;
wire _overlaps_T_71 = entries_2_size == 3'h3;
wire [14:0] _storeMasks_2_shifted_T_9 =
{7'h0,
_overlaps_T_71
? 8'hFF
: _overlaps_T_69 ? 8'hF : _overlaps_T_67 ? 8'h3 : _overlaps_T_65 ? 8'h1 : 8'hFF}
<< entries_2_addr[2:0];
wire [5:0] _dist_T_115 = io_loadRobIdx - entries_3_robIdx;
wire olderVec_3 = entries_3_valid & (|_dist_T_115) & ~(_dist_T_115[5]);
wire _overlaps_T_78 = olderVec_3 & entries_3_addrValid;
wire forwardVec_3 =
_overlaps_T_78 & entries_3_dataValid & entries_3_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_91 = entries_3_size == 3'h0;
wire _overlaps_T_93 = entries_3_size == 3'h1;
wire _overlaps_T_95 = entries_3_size == 3'h2;
wire _overlaps_T_97 = entries_3_size == 3'h3;
wire [14:0] _storeMasks_3_shifted_T_9 =
{7'h0,
_overlaps_T_97
? 8'hFF
: _overlaps_T_95 ? 8'hF : _overlaps_T_93 ? 8'h3 : _overlaps_T_91 ? 8'h1 : 8'hFF}
<< entries_3_addr[2:0];
wire [5:0] _dist_T_116 = io_loadRobIdx - entries_4_robIdx;
wire olderVec_4 = entries_4_valid & (|_dist_T_116) & ~(_dist_T_116[5]);
wire _overlaps_T_104 = olderVec_4 & entries_4_addrValid;
wire forwardVec_4 =
_overlaps_T_104 & entries_4_dataValid & entries_4_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_117 = entries_4_size == 3'h0;
wire _overlaps_T_119 = entries_4_size == 3'h1;
wire _overlaps_T_121 = entries_4_size == 3'h2;
wire _overlaps_T_123 = entries_4_size == 3'h3;
wire [14:0] _storeMasks_4_shifted_T_9 =
{7'h0,
_overlaps_T_123
? 8'hFF
: _overlaps_T_121 ? 8'hF : _overlaps_T_119 ? 8'h3 : _overlaps_T_117 ? 8'h1 : 8'hFF}
<< entries_4_addr[2:0];
wire [5:0] _dist_T_117 = io_loadRobIdx - entries_5_robIdx;
wire olderVec_5 = entries_5_valid & (|_dist_T_117) & ~(_dist_T_117[5]);
wire _overlaps_T_130 = olderVec_5 & entries_5_addrValid;
wire forwardVec_5 =
_overlaps_T_130 & entries_5_dataValid & entries_5_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_143 = entries_5_size == 3'h0;
wire _overlaps_T_145 = entries_5_size == 3'h1;
wire _overlaps_T_147 = entries_5_size == 3'h2;
wire _overlaps_T_149 = entries_5_size == 3'h3;
wire [14:0] _storeMasks_5_shifted_T_9 =
{7'h0,
_overlaps_T_149
? 8'hFF
: _overlaps_T_147 ? 8'hF : _overlaps_T_145 ? 8'h3 : _overlaps_T_143 ? 8'h1 : 8'hFF}
<< entries_5_addr[2:0];
wire [5:0] _dist_T_118 = io_loadRobIdx - entries_6_robIdx;
wire olderVec_6 = entries_6_valid & (|_dist_T_118) & ~(_dist_T_118[5]);
wire _overlaps_T_156 = olderVec_6 & entries_6_addrValid;
wire forwardVec_6 =
_overlaps_T_156 & entries_6_dataValid & entries_6_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_169 = entries_6_size == 3'h0;
wire _overlaps_T_171 = entries_6_size == 3'h1;
wire _overlaps_T_173 = entries_6_size == 3'h2;
wire _overlaps_T_175 = entries_6_size == 3'h3;
wire [14:0] _storeMasks_6_shifted_T_9 =
{7'h0,
_overlaps_T_175
? 8'hFF
: _overlaps_T_173 ? 8'hF : _overlaps_T_171 ? 8'h3 : _overlaps_T_169 ? 8'h1 : 8'hFF}
<< entries_6_addr[2:0];
wire [5:0] _dist_T_119 = io_loadRobIdx - entries_7_robIdx;
wire olderVec_7 = entries_7_valid & (|_dist_T_119) & ~(_dist_T_119[5]);
wire _overlaps_T_182 = olderVec_7 & entries_7_addrValid;
wire forwardVec_7 =
_overlaps_T_182 & entries_7_dataValid & entries_7_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_195 = entries_7_size == 3'h0;
wire _overlaps_T_197 = entries_7_size == 3'h1;
wire _overlaps_T_199 = entries_7_size == 3'h2;
wire _overlaps_T_201 = entries_7_size == 3'h3;
wire [14:0] _storeMasks_7_shifted_T_9 =
{7'h0,
_overlaps_T_201
? 8'hFF
: _overlaps_T_199 ? 8'hF : _overlaps_T_197 ? 8'h3 : _overlaps_T_195 ? 8'h1 : 8'hFF}
<< entries_7_addr[2:0];
wire [5:0] _dist_T_120 = io_loadRobIdx - entries_8_robIdx;
wire olderVec_8 = entries_8_valid & (|_dist_T_120) & ~(_dist_T_120[5]);
wire _overlaps_T_208 = olderVec_8 & entries_8_addrValid;
wire forwardVec_8 =
_overlaps_T_208 & entries_8_dataValid & entries_8_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_221 = entries_8_size == 3'h0;
wire _overlaps_T_223 = entries_8_size == 3'h1;
wire _overlaps_T_225 = entries_8_size == 3'h2;
wire _overlaps_T_227 = entries_8_size == 3'h3;
wire [14:0] _storeMasks_8_shifted_T_9 =
{7'h0,
_overlaps_T_227
? 8'hFF
: _overlaps_T_225 ? 8'hF : _overlaps_T_223 ? 8'h3 : _overlaps_T_221 ? 8'h1 : 8'hFF}
<< entries_8_addr[2:0];
wire [5:0] _dist_T_121 = io_loadRobIdx - entries_9_robIdx;
wire olderVec_9 = entries_9_valid & (|_dist_T_121) & ~(_dist_T_121[5]);
wire _overlaps_T_234 = olderVec_9 & entries_9_addrValid;
wire forwardVec_9 =
_overlaps_T_234 & entries_9_dataValid & entries_9_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_247 = entries_9_size == 3'h0;
wire _overlaps_T_249 = entries_9_size == 3'h1;
wire _overlaps_T_251 = entries_9_size == 3'h2;
wire _overlaps_T_253 = entries_9_size == 3'h3;
wire [14:0] _storeMasks_9_shifted_T_9 =
{7'h0,
_overlaps_T_253
? 8'hFF
: _overlaps_T_251 ? 8'hF : _overlaps_T_249 ? 8'h3 : _overlaps_T_247 ? 8'h1 : 8'hFF}
<< entries_9_addr[2:0];
wire [5:0] _dist_T_122 = io_loadRobIdx - entries_10_robIdx;
wire olderVec_10 = entries_10_valid & (|_dist_T_122) & ~(_dist_T_122[5]);
wire _overlaps_T_260 = olderVec_10 & entries_10_addrValid;
wire forwardVec_10 =
_overlaps_T_260 & entries_10_dataValid & entries_10_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_273 = entries_10_size == 3'h0;
wire _overlaps_T_275 = entries_10_size == 3'h1;
wire _overlaps_T_277 = entries_10_size == 3'h2;
wire _overlaps_T_279 = entries_10_size == 3'h3;
wire [14:0] _storeMasks_10_shifted_T_9 =
{7'h0,
_overlaps_T_279
? 8'hFF
: _overlaps_T_277 ? 8'hF : _overlaps_T_275 ? 8'h3 : _overlaps_T_273 ? 8'h1 : 8'hFF}
<< entries_10_addr[2:0];
wire [5:0] _dist_T_123 = io_loadRobIdx - entries_11_robIdx;
wire olderVec_11 = entries_11_valid & (|_dist_T_123) & ~(_dist_T_123[5]);
wire _overlaps_T_286 = olderVec_11 & entries_11_addrValid;
wire forwardVec_11 =
_overlaps_T_286 & entries_11_dataValid & entries_11_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_299 = entries_11_size == 3'h0;
wire _overlaps_T_301 = entries_11_size == 3'h1;
wire _overlaps_T_303 = entries_11_size == 3'h2;
wire _overlaps_T_305 = entries_11_size == 3'h3;
wire [14:0] _storeMasks_11_shifted_T_9 =
{7'h0,
_overlaps_T_305
? 8'hFF
: _overlaps_T_303 ? 8'hF : _overlaps_T_301 ? 8'h3 : _overlaps_T_299 ? 8'h1 : 8'hFF}
<< entries_11_addr[2:0];
wire [5:0] _dist_T_124 = io_loadRobIdx - entries_12_robIdx;
wire olderVec_12 = entries_12_valid & (|_dist_T_124) & ~(_dist_T_124[5]);
wire _overlaps_T_312 = olderVec_12 & entries_12_addrValid;
wire forwardVec_12 =
_overlaps_T_312 & entries_12_dataValid & entries_12_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_325 = entries_12_size == 3'h0;
wire _overlaps_T_327 = entries_12_size == 3'h1;
wire _overlaps_T_329 = entries_12_size == 3'h2;
wire _overlaps_T_331 = entries_12_size == 3'h3;
wire [14:0] _storeMasks_12_shifted_T_9 =
{7'h0,
_overlaps_T_331
? 8'hFF
: _overlaps_T_329 ? 8'hF : _overlaps_T_327 ? 8'h3 : _overlaps_T_325 ? 8'h1 : 8'hFF}
<< entries_12_addr[2:0];
wire [5:0] _dist_T_125 = io_loadRobIdx - entries_13_robIdx;
wire olderVec_13 = entries_13_valid & (|_dist_T_125) & ~(_dist_T_125[5]);
wire _overlaps_T_338 = olderVec_13 & entries_13_addrValid;
wire forwardVec_13 =
_overlaps_T_338 & entries_13_dataValid & entries_13_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_351 = entries_13_size == 3'h0;
wire _overlaps_T_353 = entries_13_size == 3'h1;
wire _overlaps_T_355 = entries_13_size == 3'h2;
wire _overlaps_T_357 = entries_13_size == 3'h3;
wire [14:0] _storeMasks_13_shifted_T_9 =
{7'h0,
_overlaps_T_357
? 8'hFF
: _overlaps_T_355 ? 8'hF : _overlaps_T_353 ? 8'h3 : _overlaps_T_351 ? 8'h1 : 8'hFF}
<< entries_13_addr[2:0];
wire [5:0] _dist_T_126 = io_loadRobIdx - entries_14_robIdx;
wire olderVec_14 = entries_14_valid & (|_dist_T_126) & ~(_dist_T_126[5]);
wire _overlaps_T_364 = olderVec_14 & entries_14_addrValid;
wire forwardVec_14 =
_overlaps_T_364 & entries_14_dataValid & entries_14_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_377 = entries_14_size == 3'h0;
wire _overlaps_T_379 = entries_14_size == 3'h1;
wire _overlaps_T_381 = entries_14_size == 3'h2;
wire _overlaps_T_383 = entries_14_size == 3'h3;
wire [14:0] _storeMasks_14_shifted_T_9 =
{7'h0,
_overlaps_T_383
? 8'hFF
: _overlaps_T_381 ? 8'hF : _overlaps_T_379 ? 8'h3 : _overlaps_T_377 ? 8'h1 : 8'hFF}
<< entries_14_addr[2:0];
wire [5:0] _dist_T_127 = io_loadRobIdx - entries_15_robIdx;
wire olderVec_15 = entries_15_valid & (|_dist_T_127) & ~(_dist_T_127[5]);
wire _overlaps_T_390 = olderVec_15 & entries_15_addrValid;
wire forwardVec_15 =
_overlaps_T_390 & entries_15_dataValid & entries_15_addr[63:3] == io_loadAddr[63:3];
wire _overlaps_T_403 = entries_15_size == 3'h0;
wire _overlaps_T_405 = entries_15_size == 3'h1;
wire _overlaps_T_407 = entries_15_size == 3'h2;
wire _overlaps_T_409 = entries_15_size == 3'h3;
wire [14:0] _storeMasks_15_shifted_T_9 =
{7'h0,
_overlaps_T_409
? 8'hFF
: _overlaps_T_407 ? 8'hF : _overlaps_T_405 ? 8'h3 : _overlaps_T_403 ? 8'h1 : 8'hFF}
<< entries_15_addr[2:0];
wire take = forwardVec_0 & _storeMasks_0_shifted_T_9[0];
wire [63:0] _GEN = entries_0_data >> {58'h0, 3'h0 - entries_0_addr[2:0], 3'h0};
wire [5:0] _GEN_0 = take ? _dist_T_112 : 6'h0;
wire candidate_1 = forwardVec_1 & _storeMasks_1_shifted_T_9[0];
wire take_1 = candidate_1 & (~take | _dist_T_113 < _GEN_0);
wire [63:0] _GEN_1 = entries_1_data >> {58'h0, 3'h0 - entries_1_addr[2:0], 3'h0};
wire [5:0] _GEN_2 = take_1 ? _dist_T_113 : _GEN_0;
wire _GEN_3 = take | candidate_1;
wire candidate_2 = forwardVec_2 & _storeMasks_2_shifted_T_9[0];
wire take_2 = candidate_2 & (~_GEN_3 | _dist_T_114 < _GEN_2);
wire [63:0] _GEN_4 = entries_2_data >> {58'h0, 3'h0 - entries_2_addr[2:0], 3'h0};
wire [5:0] _GEN_5 = take_2 ? _dist_T_114 : _GEN_2;
wire _GEN_6 = _GEN_3 | candidate_2;
wire candidate_3 = forwardVec_3 & _storeMasks_3_shifted_T_9[0];
wire take_3 = candidate_3 & (~_GEN_6 | _dist_T_115 < _GEN_5);
wire [63:0] _GEN_7 = entries_3_data >> {58'h0, 3'h0 - entries_3_addr[2:0], 3'h0};
wire [5:0] _GEN_8 = take_3 ? _dist_T_115 : _GEN_5;
wire _GEN_9 = _GEN_6 | candidate_3;
wire candidate_4 = forwardVec_4 & _storeMasks_4_shifted_T_9[0];
wire take_4 = candidate_4 & (~_GEN_9 | _dist_T_116 < _GEN_8);
wire [63:0] _GEN_10 = entries_4_data >> {58'h0, 3'h0 - entries_4_addr[2:0], 3'h0};
wire [5:0] _GEN_11 = take_4 ? _dist_T_116 : _GEN_8;
wire _GEN_12 = _GEN_9 | candidate_4;
wire candidate_5 = forwardVec_5 & _storeMasks_5_shifted_T_9[0];
wire take_5 = candidate_5 & (~_GEN_12 | _dist_T_117 < _GEN_11);
wire [63:0] _GEN_13 = entries_5_data >> {58'h0, 3'h0 - entries_5_addr[2:0], 3'h0};
wire [5:0] _GEN_14 = take_5 ? _dist_T_117 : _GEN_11;
wire _GEN_15 = _GEN_12 | candidate_5;
wire candidate_6 = forwardVec_6 & _storeMasks_6_shifted_T_9[0];
wire take_6 = candidate_6 & (~_GEN_15 | _dist_T_118 < _GEN_14);
wire [63:0] _GEN_16 = entries_6_data >> {58'h0, 3'h0 - entries_6_addr[2:0], 3'h0};
wire [5:0] _GEN_17 = take_6 ? _dist_T_118 : _GEN_14;
wire _GEN_18 = _GEN_15 | candidate_6;
wire candidate_7 = forwardVec_7 & _storeMasks_7_shifted_T_9[0];
wire take_7 = candidate_7 & (~_GEN_18 | _dist_T_119 < _GEN_17);
wire [63:0] _GEN_19 = entries_7_data >> {58'h0, 3'h0 - entries_7_addr[2:0], 3'h0};
wire [5:0] _GEN_20 = take_7 ? _dist_T_119 : _GEN_17;
wire _GEN_21 = _GEN_18 | candidate_7;
wire candidate_8 = forwardVec_8 & _storeMasks_8_shifted_T_9[0];
wire take_8 = candidate_8 & (~_GEN_21 | _dist_T_120 < _GEN_20);
wire [63:0] _GEN_22 = entries_8_data >> {58'h0, 3'h0 - entries_8_addr[2:0], 3'h0};
wire [5:0] _GEN_23 = take_8 ? _dist_T_120 : _GEN_20;
wire _GEN_24 = _GEN_21 | candidate_8;
wire candidate_9 = forwardVec_9 & _storeMasks_9_shifted_T_9[0];
wire take_9 = candidate_9 & (~_GEN_24 | _dist_T_121 < _GEN_23);
wire [63:0] _GEN_25 = entries_9_data >> {58'h0, 3'h0 - entries_9_addr[2:0], 3'h0};
wire [5:0] _GEN_26 = take_9 ? _dist_T_121 : _GEN_23;
wire _GEN_27 = _GEN_24 | candidate_9;
wire candidate_10 = forwardVec_10 & _storeMasks_10_shifted_T_9[0];
wire take_10 = candidate_10 & (~_GEN_27 | _dist_T_122 < _GEN_26);
wire [63:0] _GEN_28 =
entries_10_data >> {58'h0, 3'h0 - entries_10_addr[2:0], 3'h0};
wire [5:0] _GEN_29 = take_10 ? _dist_T_122 : _GEN_26;
wire _GEN_30 = _GEN_27 | candidate_10;
wire candidate_11 = forwardVec_11 & _storeMasks_11_shifted_T_9[0];
wire take_11 = candidate_11 & (~_GEN_30 | _dist_T_123 < _GEN_29);
wire [63:0] _GEN_31 =
entries_11_data >> {58'h0, 3'h0 - entries_11_addr[2:0], 3'h0};
wire [5:0] _GEN_32 = take_11 ? _dist_T_123 : _GEN_29;
wire _GEN_33 = _GEN_30 | candidate_11;
wire candidate_12 = forwardVec_12 & _storeMasks_12_shifted_T_9[0];
wire take_12 = candidate_12 & (~_GEN_33 | _dist_T_124 < _GEN_32);
wire [63:0] _GEN_34 =
entries_12_data >> {58'h0, 3'h0 - entries_12_addr[2:0], 3'h0};
wire [5:0] _GEN_35 = take_12 ? _dist_T_124 : _GEN_32;
wire _GEN_36 = _GEN_33 | candidate_12;
wire candidate_13 = forwardVec_13 & _storeMasks_13_shifted_T_9[0];
wire take_13 = candidate_13 & (~_GEN_36 | _dist_T_125 < _GEN_35);
wire [63:0] _GEN_37 =
entries_13_data >> {58'h0, 3'h0 - entries_13_addr[2:0], 3'h0};
wire [5:0] _GEN_38 = take_13 ? _dist_T_125 : _GEN_35;
wire _GEN_39 = _GEN_36 | candidate_13;
wire candidate_14 = forwardVec_14 & _storeMasks_14_shifted_T_9[0];
wire take_14 = candidate_14 & (~_GEN_39 | _dist_T_126 < _GEN_38);
wire [63:0] _GEN_40 =
entries_14_data >> {58'h0, 3'h0 - entries_14_addr[2:0], 3'h0};
wire _GEN_41 = _GEN_39 | candidate_14;
wire candidate_15 = forwardVec_15 & _storeMasks_15_shifted_T_9[0];
wire [63:0] _GEN_42 =
entries_15_data >> {58'h0, 3'h0 - entries_15_addr[2:0], 3'h0};
wire take_16 = forwardVec_0 & _storeMasks_0_shifted_T_9[1];
wire [63:0] _GEN_43 = entries_0_data >> {58'h0, 3'h1 - entries_0_addr[2:0], 3'h0};
wire [5:0] _GEN_44 = take_16 ? _dist_T_112 : 6'h0;
wire candidate_17 = forwardVec_1 & _storeMasks_1_shifted_T_9[1];
wire take_17 = candidate_17 & (~take_16 | _dist_T_113 < _GEN_44);
wire [63:0] _GEN_45 = entries_1_data >> {58'h0, 3'h1 - entries_1_addr[2:0], 3'h0};
wire [5:0] _GEN_46 = take_17 ? _dist_T_113 : _GEN_44;
wire _GEN_47 = take_16 | candidate_17;
wire candidate_18 = forwardVec_2 & _storeMasks_2_shifted_T_9[1];
wire take_18 = candidate_18 & (~_GEN_47 | _dist_T_114 < _GEN_46);
wire [63:0] _GEN_48 = entries_2_data >> {58'h0, 3'h1 - entries_2_addr[2:0], 3'h0};
wire [5:0] _GEN_49 = take_18 ? _dist_T_114 : _GEN_46;
wire _GEN_50 = _GEN_47 | candidate_18;
wire candidate_19 = forwardVec_3 & _storeMasks_3_shifted_T_9[1];
wire take_19 = candidate_19 & (~_GEN_50 | _dist_T_115 < _GEN_49);
wire [63:0] _GEN_51 = entries_3_data >> {58'h0, 3'h1 - entries_3_addr[2:0], 3'h0};
wire [5:0] _GEN_52 = take_19 ? _dist_T_115 : _GEN_49;
wire _GEN_53 = _GEN_50 | candidate_19;
wire candidate_20 = forwardVec_4 & _storeMasks_4_shifted_T_9[1];
wire take_20 = candidate_20 & (~_GEN_53 | _dist_T_116 < _GEN_52);
wire [63:0] _GEN_54 = entries_4_data >> {58'h0, 3'h1 - entries_4_addr[2:0], 3'h0};
wire [5:0] _GEN_55 = take_20 ? _dist_T_116 : _GEN_52;
wire _GEN_56 = _GEN_53 | candidate_20;
wire candidate_21 = forwardVec_5 & _storeMasks_5_shifted_T_9[1];
wire take_21 = candidate_21 & (~_GEN_56 | _dist_T_117 < _GEN_55);
wire [63:0] _GEN_57 = entries_5_data >> {58'h0, 3'h1 - entries_5_addr[2:0], 3'h0};
wire [5:0] _GEN_58 = take_21 ? _dist_T_117 : _GEN_55;
wire _GEN_59 = _GEN_56 | candidate_21;
wire candidate_22 = forwardVec_6 & _storeMasks_6_shifted_T_9[1];
wire take_22 = candidate_22 & (~_GEN_59 | _dist_T_118 < _GEN_58);
wire [63:0] _GEN_60 = entries_6_data >> {58'h0, 3'h1 - entries_6_addr[2:0], 3'h0};
wire [5:0] _GEN_61 = take_22 ? _dist_T_118 : _GEN_58;
wire _GEN_62 = _GEN_59 | candidate_22;
wire candidate_23 = forwardVec_7 & _storeMasks_7_shifted_T_9[1];
wire take_23 = candidate_23 & (~_GEN_62 | _dist_T_119 < _GEN_61);
wire [63:0] _GEN_63 = entries_7_data >> {58'h0, 3'h1 - entries_7_addr[2:0], 3'h0};
wire [5:0] _GEN_64 = take_23 ? _dist_T_119 : _GEN_61;
wire _GEN_65 = _GEN_62 | candidate_23;
wire candidate_24 = forwardVec_8 & _storeMasks_8_shifted_T_9[1];
wire take_24 = candidate_24 & (~_GEN_65 | _dist_T_120 < _GEN_64);
wire [63:0] _GEN_66 = entries_8_data >> {58'h0, 3'h1 - entries_8_addr[2:0], 3'h0};
wire [5:0] _GEN_67 = take_24 ? _dist_T_120 : _GEN_64;
wire _GEN_68 = _GEN_65 | candidate_24;
wire candidate_25 = forwardVec_9 & _storeMasks_9_shifted_T_9[1];
wire take_25 = candidate_25 & (~_GEN_68 | _dist_T_121 < _GEN_67);
wire [63:0] _GEN_69 = entries_9_data >> {58'h0, 3'h1 - entries_9_addr[2:0], 3'h0};
wire [5:0] _GEN_70 = take_25 ? _dist_T_121 : _GEN_67;
wire _GEN_71 = _GEN_68 | candidate_25;
wire candidate_26 = forwardVec_10 & _storeMasks_10_shifted_T_9[1];
wire take_26 = candidate_26 & (~_GEN_71 | _dist_T_122 < _GEN_70);
wire [63:0] _GEN_72 =
entries_10_data >> {58'h0, 3'h1 - entries_10_addr[2:0], 3'h0};
wire [5:0] _GEN_73 = take_26 ? _dist_T_122 : _GEN_70;
wire _GEN_74 = _GEN_71 | candidate_26;
wire candidate_27 = forwardVec_11 & _storeMasks_11_shifted_T_9[1];
wire take_27 = candidate_27 & (~_GEN_74 | _dist_T_123 < _GEN_73);
wire [63:0] _GEN_75 =
entries_11_data >> {58'h0, 3'h1 - entries_11_addr[2:0], 3'h0};
wire [5:0] _GEN_76 = take_27 ? _dist_T_123 : _GEN_73;
wire _GEN_77 = _GEN_74 | candidate_27;
wire candidate_28 = forwardVec_12 & _storeMasks_12_shifted_T_9[1];
wire take_28 = candidate_28 & (~_GEN_77 | _dist_T_124 < _GEN_76);
wire [63:0] _GEN_78 =
entries_12_data >> {58'h0, 3'h1 - entries_12_addr[2:0], 3'h0};
wire [5:0] _GEN_79 = take_28 ? _dist_T_124 : _GEN_76;
wire _GEN_80 = _GEN_77 | candidate_28;
wire candidate_29 = forwardVec_13 & _storeMasks_13_shifted_T_9[1];
wire take_29 = candidate_29 & (~_GEN_80 | _dist_T_125 < _GEN_79);
wire [63:0] _GEN_81 =
entries_13_data >> {58'h0, 3'h1 - entries_13_addr[2:0], 3'h0};
wire [5:0] _GEN_82 = take_29 ? _dist_T_125 : _GEN_79;
wire _GEN_83 = _GEN_80 | candidate_29;
wire candidate_30 = forwardVec_14 & _storeMasks_14_shifted_T_9[1];
wire take_30 = candidate_30 & (~_GEN_83 | _dist_T_126 < _GEN_82);
wire [63:0] _GEN_84 =
entries_14_data >> {58'h0, 3'h1 - entries_14_addr[2:0], 3'h0};
wire _GEN_85 = _GEN_83 | candidate_30;
wire candidate_31 = forwardVec_15 & _storeMasks_15_shifted_T_9[1];
wire [63:0] _GEN_86 =
entries_15_data >> {58'h0, 3'h1 - entries_15_addr[2:0], 3'h0};
wire take_32 = forwardVec_0 & _storeMasks_0_shifted_T_9[2];
wire [63:0] _GEN_87 = entries_0_data >> {58'h0, 3'h2 - entries_0_addr[2:0], 3'h0};
wire [5:0] _GEN_88 = take_32 ? _dist_T_112 : 6'h0;
wire candidate_33 = forwardVec_1 & _storeMasks_1_shifted_T_9[2];
wire take_33 = candidate_33 & (~take_32 | _dist_T_113 < _GEN_88);
wire [63:0] _GEN_89 = entries_1_data >> {58'h0, 3'h2 - entries_1_addr[2:0], 3'h0};
wire [5:0] _GEN_90 = take_33 ? _dist_T_113 : _GEN_88;
wire _GEN_91 = take_32 | candidate_33;
wire candidate_34 = forwardVec_2 & _storeMasks_2_shifted_T_9[2];
wire take_34 = candidate_34 & (~_GEN_91 | _dist_T_114 < _GEN_90);
wire [63:0] _GEN_92 = entries_2_data >> {58'h0, 3'h2 - entries_2_addr[2:0], 3'h0};
wire [5:0] _GEN_93 = take_34 ? _dist_T_114 : _GEN_90;
wire _GEN_94 = _GEN_91 | candidate_34;
wire candidate_35 = forwardVec_3 & _storeMasks_3_shifted_T_9[2];
wire take_35 = candidate_35 & (~_GEN_94 | _dist_T_115 < _GEN_93);
wire [63:0] _GEN_95 = entries_3_data >> {58'h0, 3'h2 - entries_3_addr[2:0], 3'h0};
wire [5:0] _GEN_96 = take_35 ? _dist_T_115 : _GEN_93;
wire _GEN_97 = _GEN_94 | candidate_35;
wire candidate_36 = forwardVec_4 & _storeMasks_4_shifted_T_9[2];
wire take_36 = candidate_36 & (~_GEN_97 | _dist_T_116 < _GEN_96);
wire [63:0] _GEN_98 = entries_4_data >> {58'h0, 3'h2 - entries_4_addr[2:0], 3'h0};
wire [5:0] _GEN_99 = take_36 ? _dist_T_116 : _GEN_96;
wire _GEN_100 = _GEN_97 | candidate_36;
wire candidate_37 = forwardVec_5 & _storeMasks_5_shifted_T_9[2];
wire take_37 = candidate_37 & (~_GEN_100 | _dist_T_117 < _GEN_99);
wire [63:0] _GEN_101 =
entries_5_data >> {58'h0, 3'h2 - entries_5_addr[2:0], 3'h0};
wire [5:0] _GEN_102 = take_37 ? _dist_T_117 : _GEN_99;
wire _GEN_103 = _GEN_100 | candidate_37;
wire candidate_38 = forwardVec_6 & _storeMasks_6_shifted_T_9[2];
wire take_38 = candidate_38 & (~_GEN_103 | _dist_T_118 < _GEN_102);
wire [63:0] _GEN_104 =
entries_6_data >> {58'h0, 3'h2 - entries_6_addr[2:0], 3'h0};
wire [5:0] _GEN_105 = take_38 ? _dist_T_118 : _GEN_102;
wire _GEN_106 = _GEN_103 | candidate_38;
wire candidate_39 = forwardVec_7 & _storeMasks_7_shifted_T_9[2];
wire take_39 = candidate_39 & (~_GEN_106 | _dist_T_119 < _GEN_105);
wire [63:0] _GEN_107 =
entries_7_data >> {58'h0, 3'h2 - entries_7_addr[2:0], 3'h0};
wire [5:0] _GEN_108 = take_39 ? _dist_T_119 : _GEN_105;
wire _GEN_109 = _GEN_106 | candidate_39;
wire candidate_40 = forwardVec_8 & _storeMasks_8_shifted_T_9[2];
wire take_40 = candidate_40 & (~_GEN_109 | _dist_T_120 < _GEN_108);
wire [63:0] _GEN_110 =
entries_8_data >> {58'h0, 3'h2 - entries_8_addr[2:0], 3'h0};
wire [5:0] _GEN_111 = take_40 ? _dist_T_120 : _GEN_108;
wire _GEN_112 = _GEN_109 | candidate_40;
wire candidate_41 = forwardVec_9 & _storeMasks_9_shifted_T_9[2];
wire take_41 = candidate_41 & (~_GEN_112 | _dist_T_121 < _GEN_111);
wire [63:0] _GEN_113 =
entries_9_data >> {58'h0, 3'h2 - entries_9_addr[2:0], 3'h0};
wire [5:0] _GEN_114 = take_41 ? _dist_T_121 : _GEN_111;
wire _GEN_115 = _GEN_112 | candidate_41;
wire candidate_42 = forwardVec_10 & _storeMasks_10_shifted_T_9[2];
wire take_42 = candidate_42 & (~_GEN_115 | _dist_T_122 < _GEN_114);
wire [63:0] _GEN_116 =
entries_10_data >> {58'h0, 3'h2 - entries_10_addr[2:0], 3'h0};
wire [5:0] _GEN_117 = take_42 ? _dist_T_122 : _GEN_114;
wire _GEN_118 = _GEN_115 | candidate_42;
wire candidate_43 = forwardVec_11 & _storeMasks_11_shifted_T_9[2];
wire take_43 = candidate_43 & (~_GEN_118 | _dist_T_123 < _GEN_117);
wire [63:0] _GEN_119 =
entries_11_data >> {58'h0, 3'h2 - entries_11_addr[2:0], 3'h0};
wire [5:0] _GEN_120 = take_43 ? _dist_T_123 : _GEN_117;
wire _GEN_121 = _GEN_118 | candidate_43;
wire candidate_44 = forwardVec_12 & _storeMasks_12_shifted_T_9[2];
wire take_44 = candidate_44 & (~_GEN_121 | _dist_T_124 < _GEN_120);
wire [63:0] _GEN_122 =
entries_12_data >> {58'h0, 3'h2 - entries_12_addr[2:0], 3'h0};
wire [5:0] _GEN_123 = take_44 ? _dist_T_124 : _GEN_120;
wire _GEN_124 = _GEN_121 | candidate_44;
wire candidate_45 = forwardVec_13 & _storeMasks_13_shifted_T_9[2];
wire take_45 = candidate_45 & (~_GEN_124 | _dist_T_125 < _GEN_123);
wire [63:0] _GEN_125 =
entries_13_data >> {58'h0, 3'h2 - entries_13_addr[2:0], 3'h0};
wire [5:0] _GEN_126 = take_45 ? _dist_T_125 : _GEN_123;
wire _GEN_127 = _GEN_124 | candidate_45;
wire candidate_46 = forwardVec_14 & _storeMasks_14_shifted_T_9[2];
wire take_46 = candidate_46 & (~_GEN_127 | _dist_T_126 < _GEN_126);
wire [63:0] _GEN_128 =
entries_14_data >> {58'h0, 3'h2 - entries_14_addr[2:0], 3'h0};
wire _GEN_129 = _GEN_127 | candidate_46;
wire candidate_47 = forwardVec_15 & _storeMasks_15_shifted_T_9[2];
wire [63:0] _GEN_130 =
entries_15_data >> {58'h0, 3'h2 - entries_15_addr[2:0], 3'h0};
wire take_48 = forwardVec_0 & _storeMasks_0_shifted_T_9[3];
wire [63:0] _GEN_131 =
entries_0_data >> {58'h0, 3'h3 - entries_0_addr[2:0], 3'h0};
wire [5:0] _GEN_132 = take_48 ? _dist_T_112 : 6'h0;
wire candidate_49 = forwardVec_1 & _storeMasks_1_shifted_T_9[3];
wire take_49 = candidate_49 & (~take_48 | _dist_T_113 < _GEN_132);
wire [63:0] _GEN_133 =
entries_1_data >> {58'h0, 3'h3 - entries_1_addr[2:0], 3'h0};
wire [5:0] _GEN_134 = take_49 ? _dist_T_113 : _GEN_132;
wire _GEN_135 = take_48 | candidate_49;
wire candidate_50 = forwardVec_2 & _storeMasks_2_shifted_T_9[3];
wire take_50 = candidate_50 & (~_GEN_135 | _dist_T_114 < _GEN_134);
wire [63:0] _GEN_136 =
entries_2_data >> {58'h0, 3'h3 - entries_2_addr[2:0], 3'h0};
wire [5:0] _GEN_137 = take_50 ? _dist_T_114 : _GEN_134;
wire _GEN_138 = _GEN_135 | candidate_50;
wire candidate_51 = forwardVec_3 & _storeMasks_3_shifted_T_9[3];
wire take_51 = candidate_51 & (~_GEN_138 | _dist_T_115 < _GEN_137);
wire [63:0] _GEN_139 =
entries_3_data >> {58'h0, 3'h3 - entries_3_addr[2:0], 3'h0};
wire [5:0] _GEN_140 = take_51 ? _dist_T_115 : _GEN_137;
wire _GEN_141 = _GEN_138 | candidate_51;
wire candidate_52 = forwardVec_4 & _storeMasks_4_shifted_T_9[3];
wire take_52 = candidate_52 & (~_GEN_141 | _dist_T_116 < _GEN_140);
wire [63:0] _GEN_142 =
entries_4_data >> {58'h0, 3'h3 - entries_4_addr[2:0], 3'h0};
wire [5:0] _GEN_143 = take_52 ? _dist_T_116 : _GEN_140;
wire _GEN_144 = _GEN_141 | candidate_52;
wire candidate_53 = forwardVec_5 & _storeMasks_5_shifted_T_9[3];
wire take_53 = candidate_53 & (~_GEN_144 | _dist_T_117 < _GEN_143);
wire [63:0] _GEN_145 =
entries_5_data >> {58'h0, 3'h3 - entries_5_addr[2:0], 3'h0};
wire [5:0] _GEN_146 = take_53 ? _dist_T_117 : _GEN_143;
wire _GEN_147 = _GEN_144 | candidate_53;
wire candidate_54 = forwardVec_6 & _storeMasks_6_shifted_T_9[3];
wire take_54 = candidate_54 & (~_GEN_147 | _dist_T_118 < _GEN_146);
wire [63:0] _GEN_148 =
entries_6_data >> {58'h0, 3'h3 - entries_6_addr[2:0], 3'h0};
wire [5:0] _GEN_149 = take_54 ? _dist_T_118 : _GEN_146;
wire _GEN_150 = _GEN_147 | candidate_54;
wire candidate_55 = forwardVec_7 & _storeMasks_7_shifted_T_9[3];
wire take_55 = candidate_55 & (~_GEN_150 | _dist_T_119 < _GEN_149);
wire [63:0] _GEN_151 =
entries_7_data >> {58'h0, 3'h3 - entries_7_addr[2:0], 3'h0};
wire [5:0] _GEN_152 = take_55 ? _dist_T_119 : _GEN_149;
wire _GEN_153 = _GEN_150 | candidate_55;
wire candidate_56 = forwardVec_8 & _storeMasks_8_shifted_T_9[3];
wire take_56 = candidate_56 & (~_GEN_153 | _dist_T_120 < _GEN_152);
wire [63:0] _GEN_154 =
entries_8_data >> {58'h0, 3'h3 - entries_8_addr[2:0], 3'h0};
wire [5:0] _GEN_155 = take_56 ? _dist_T_120 : _GEN_152;
wire _GEN_156 = _GEN_153 | candidate_56;
wire candidate_57 = forwardVec_9 & _storeMasks_9_shifted_T_9[3];
wire take_57 = candidate_57 & (~_GEN_156 | _dist_T_121 < _GEN_155);
wire [63:0] _GEN_157 =
entries_9_data >> {58'h0, 3'h3 - entries_9_addr[2:0], 3'h0};
wire [5:0] _GEN_158 = take_57 ? _dist_T_121 : _GEN_155;
wire _GEN_159 = _GEN_156 | candidate_57;
wire candidate_58 = forwardVec_10 & _storeMasks_10_shifted_T_9[3];
wire take_58 = candidate_58 & (~_GEN_159 | _dist_T_122 < _GEN_158);
wire [63:0] _GEN_160 =
entries_10_data >> {58'h0, 3'h3 - entries_10_addr[2:0], 3'h0};
wire [5:0] _GEN_161 = take_58 ? _dist_T_122 : _GEN_158;
wire _GEN_162 = _GEN_159 | candidate_58;
wire candidate_59 = forwardVec_11 & _storeMasks_11_shifted_T_9[3];
wire take_59 = candidate_59 & (~_GEN_162 | _dist_T_123 < _GEN_161);
wire [63:0] _GEN_163 =
entries_11_data >> {58'h0, 3'h3 - entries_11_addr[2:0], 3'h0};
wire [5:0] _GEN_164 = take_59 ? _dist_T_123 : _GEN_161;
wire _GEN_165 = _GEN_162 | candidate_59;
wire candidate_60 = forwardVec_12 & _storeMasks_12_shifted_T_9[3];
wire take_60 = candidate_60 & (~_GEN_165 | _dist_T_124 < _GEN_164);
wire [63:0] _GEN_166 =
entries_12_data >> {58'h0, 3'h3 - entries_12_addr[2:0], 3'h0};
wire [5:0] _GEN_167 = take_60 ? _dist_T_124 : _GEN_164;
wire _GEN_168 = _GEN_165 | candidate_60;
wire candidate_61 = forwardVec_13 & _storeMasks_13_shifted_T_9[3];
wire take_61 = candidate_61 & (~_GEN_168 | _dist_T_125 < _GEN_167);
wire [63:0] _GEN_169 =
entries_13_data >> {58'h0, 3'h3 - entries_13_addr[2:0], 3'h0};
wire [5:0] _GEN_170 = take_61 ? _dist_T_125 : _GEN_167;
wire _GEN_171 = _GEN_168 | candidate_61;
wire candidate_62 = forwardVec_14 & _storeMasks_14_shifted_T_9[3];
wire take_62 = candidate_62 & (~_GEN_171 | _dist_T_126 < _GEN_170);
wire [63:0] _GEN_172 =
entries_14_data >> {58'h0, 3'h3 - entries_14_addr[2:0], 3'h0};
wire _GEN_173 = _GEN_171 | candidate_62;
wire candidate_63 = forwardVec_15 & _storeMasks_15_shifted_T_9[3];
wire [63:0] _GEN_174 =
entries_15_data >> {58'h0, 3'h3 - entries_15_addr[2:0], 3'h0};
wire take_64 = forwardVec_0 & _storeMasks_0_shifted_T_9[4];
wire [63:0] _GEN_175 =
entries_0_data >> {58'h0, 3'h4 - entries_0_addr[2:0], 3'h0};
wire [5:0] _GEN_176 = take_64 ? _dist_T_112 : 6'h0;
wire candidate_65 = forwardVec_1 & _storeMasks_1_shifted_T_9[4];
wire take_65 = candidate_65 & (~take_64 | _dist_T_113 < _GEN_176);
wire [63:0] _GEN_177 =
entries_1_data >> {58'h0, 3'h4 - entries_1_addr[2:0], 3'h0};
wire [5:0] _GEN_178 = take_65 ? _dist_T_113 : _GEN_176;
wire _GEN_179 = take_64 | candidate_65;
wire candidate_66 = forwardVec_2 & _storeMasks_2_shifted_T_9[4];
wire take_66 = candidate_66 & (~_GEN_179 | _dist_T_114 < _GEN_178);
wire [63:0] _GEN_180 =
entries_2_data >> {58'h0, 3'h4 - entries_2_addr[2:0], 3'h0};
wire [5:0] _GEN_181 = take_66 ? _dist_T_114 : _GEN_178;
wire _GEN_182 = _GEN_179 | candidate_66;
wire candidate_67 = forwardVec_3 & _storeMasks_3_shifted_T_9[4];
wire take_67 = candidate_67 & (~_GEN_182 | _dist_T_115 < _GEN_181);
wire [63:0] _GEN_183 =
entries_3_data >> {58'h0, 3'h4 - entries_3_addr[2:0], 3'h0};
wire [5:0] _GEN_184 = take_67 ? _dist_T_115 : _GEN_181;
wire _GEN_185 = _GEN_182 | candidate_67;
wire candidate_68 = forwardVec_4 & _storeMasks_4_shifted_T_9[4];
wire take_68 = candidate_68 & (~_GEN_185 | _dist_T_116 < _GEN_184);
wire [63:0] _GEN_186 =
entries_4_data >> {58'h0, 3'h4 - entries_4_addr[2:0], 3'h0};
wire [5:0] _GEN_187 = take_68 ? _dist_T_116 : _GEN_184;
wire _GEN_188 = _GEN_185 | candidate_68;
wire candidate_69 = forwardVec_5 & _storeMasks_5_shifted_T_9[4];
wire take_69 = candidate_69 & (~_GEN_188 | _dist_T_117 < _GEN_187);
wire [63:0] _GEN_189 =
entries_5_data >> {58'h0, 3'h4 - entries_5_addr[2:0], 3'h0};
wire [5:0] _GEN_190 = take_69 ? _dist_T_117 : _GEN_187;
wire _GEN_191 = _GEN_188 | candidate_69;
wire candidate_70 = forwardVec_6 & _storeMasks_6_shifted_T_9[4];
wire take_70 = candidate_70 & (~_GEN_191 | _dist_T_118 < _GEN_190);
wire [63:0] _GEN_192 =
entries_6_data >> {58'h0, 3'h4 - entries_6_addr[2:0], 3'h0};
wire [5:0] _GEN_193 = take_70 ? _dist_T_118 : _GEN_190;
wire _GEN_194 = _GEN_191 | candidate_70;
wire candidate_71 = forwardVec_7 & _storeMasks_7_shifted_T_9[4];
wire take_71 = candidate_71 & (~_GEN_194 | _dist_T_119 < _GEN_193);
wire [63:0] _GEN_195 =
entries_7_data >> {58'h0, 3'h4 - entries_7_addr[2:0], 3'h0};
wire [5:0] _GEN_196 = take_71 ? _dist_T_119 : _GEN_193;
wire _GEN_197 = _GEN_194 | candidate_71;
wire candidate_72 = forwardVec_8 & _storeMasks_8_shifted_T_9[4];
wire take_72 = candidate_72 & (~_GEN_197 | _dist_T_120 < _GEN_196);
wire [63:0] _GEN_198 =
entries_8_data >> {58'h0, 3'h4 - entries_8_addr[2:0], 3'h0};
wire [5:0] _GEN_199 = take_72 ? _dist_T_120 : _GEN_196;
wire _GEN_200 = _GEN_197 | candidate_72;
wire candidate_73 = forwardVec_9 & _storeMasks_9_shifted_T_9[4];
wire take_73 = candidate_73 & (~_GEN_200 | _dist_T_121 < _GEN_199);
wire [63:0] _GEN_201 =
entries_9_data >> {58'h0, 3'h4 - entries_9_addr[2:0], 3'h0};
wire [5:0] _GEN_202 = take_73 ? _dist_T_121 : _GEN_199;
wire _GEN_203 = _GEN_200 | candidate_73;
wire candidate_74 = forwardVec_10 & _storeMasks_10_shifted_T_9[4];
wire take_74 = candidate_74 & (~_GEN_203 | _dist_T_122 < _GEN_202);
wire [63:0] _GEN_204 =
entries_10_data >> {58'h0, 3'h4 - entries_10_addr[2:0], 3'h0};
wire [5:0] _GEN_205 = take_74 ? _dist_T_122 : _GEN_202;
wire _GEN_206 = _GEN_203 | candidate_74;
wire candidate_75 = forwardVec_11 & _storeMasks_11_shifted_T_9[4];
wire take_75 = candidate_75 & (~_GEN_206 | _dist_T_123 < _GEN_205);
wire [63:0] _GEN_207 =
entries_11_data >> {58'h0, 3'h4 - entries_11_addr[2:0], 3'h0};
wire [5:0] _GEN_208 = take_75 ? _dist_T_123 : _GEN_205;
wire _GEN_209 = _GEN_206 | candidate_75;
wire candidate_76 = forwardVec_12 & _storeMasks_12_shifted_T_9[4];
wire take_76 = candidate_76 & (~_GEN_209 | _dist_T_124 < _GEN_208);
wire [63:0] _GEN_210 =
entries_12_data >> {58'h0, 3'h4 - entries_12_addr[2:0], 3'h0};
wire [5:0] _GEN_211 = take_76 ? _dist_T_124 : _GEN_208;
wire _GEN_212 = _GEN_209 | candidate_76;
wire candidate_77 = forwardVec_13 & _storeMasks_13_shifted_T_9[4];
wire take_77 = candidate_77 & (~_GEN_212 | _dist_T_125 < _GEN_211);
wire [63:0] _GEN_213 =
entries_13_data >> {58'h0, 3'h4 - entries_13_addr[2:0], 3'h0};
wire [5:0] _GEN_214 = take_77 ? _dist_T_125 : _GEN_211;
wire _GEN_215 = _GEN_212 | candidate_77;
wire candidate_78 = forwardVec_14 & _storeMasks_14_shifted_T_9[4];
wire take_78 = candidate_78 & (~_GEN_215 | _dist_T_126 < _GEN_214);
wire [63:0] _GEN_216 =
entries_14_data >> {58'h0, 3'h4 - entries_14_addr[2:0], 3'h0};
wire _GEN_217 = _GEN_215 | candidate_78;
wire candidate_79 = forwardVec_15 & _storeMasks_15_shifted_T_9[4];
wire [63:0] _GEN_218 =
entries_15_data >> {58'h0, 3'h4 - entries_15_addr[2:0], 3'h0};
wire take_80 = forwardVec_0 & _storeMasks_0_shifted_T_9[5];
wire [63:0] _GEN_219 =
entries_0_data >> {58'h0, 3'h5 - entries_0_addr[2:0], 3'h0};
wire [5:0] _GEN_220 = take_80 ? _dist_T_112 : 6'h0;
wire candidate_81 = forwardVec_1 & _storeMasks_1_shifted_T_9[5];
wire take_81 = candidate_81 & (~take_80 | _dist_T_113 < _GEN_220);
wire [63:0] _GEN_221 =
entries_1_data >> {58'h0, 3'h5 - entries_1_addr[2:0], 3'h0};
wire [5:0] _GEN_222 = take_81 ? _dist_T_113 : _GEN_220;
wire _GEN_223 = take_80 | candidate_81;
wire candidate_82 = forwardVec_2 & _storeMasks_2_shifted_T_9[5];
wire take_82 = candidate_82 & (~_GEN_223 | _dist_T_114 < _GEN_222);
wire [63:0] _GEN_224 =
entries_2_data >> {58'h0, 3'h5 - entries_2_addr[2:0], 3'h0};
wire [5:0] _GEN_225 = take_82 ? _dist_T_114 : _GEN_222;
wire _GEN_226 = _GEN_223 | candidate_82;
wire candidate_83 = forwardVec_3 & _storeMasks_3_shifted_T_9[5];
wire take_83 = candidate_83 & (~_GEN_226 | _dist_T_115 < _GEN_225);
wire [63:0] _GEN_227 =
entries_3_data >> {58'h0, 3'h5 - entries_3_addr[2:0], 3'h0};
wire [5:0] _GEN_228 = take_83 ? _dist_T_115 : _GEN_225;
wire _GEN_229 = _GEN_226 | candidate_83;
wire candidate_84 = forwardVec_4 & _storeMasks_4_shifted_T_9[5];
wire take_84 = candidate_84 & (~_GEN_229 | _dist_T_116 < _GEN_228);
wire [63:0] _GEN_230 =
entries_4_data >> {58'h0, 3'h5 - entries_4_addr[2:0], 3'h0};
wire [5:0] _GEN_231 = take_84 ? _dist_T_116 : _GEN_228;
wire _GEN_232 = _GEN_229 | candidate_84;
wire candidate_85 = forwardVec_5 & _storeMasks_5_shifted_T_9[5];
wire take_85 = candidate_85 & (~_GEN_232 | _dist_T_117 < _GEN_231);
wire [63:0] _GEN_233 =
entries_5_data >> {58'h0, 3'h5 - entries_5_addr[2:0], 3'h0};
wire [5:0] _GEN_234 = take_85 ? _dist_T_117 : _GEN_231;
wire _GEN_235 = _GEN_232 | candidate_85;
wire candidate_86 = forwardVec_6 & _storeMasks_6_shifted_T_9[5];
wire take_86 = candidate_86 & (~_GEN_235 | _dist_T_118 < _GEN_234);
wire [63:0] _GEN_236 =
entries_6_data >> {58'h0, 3'h5 - entries_6_addr[2:0], 3'h0};
wire [5:0] _GEN_237 = take_86 ? _dist_T_118 : _GEN_234;
wire _GEN_238 = _GEN_235 | candidate_86;
wire candidate_87 = forwardVec_7 & _storeMasks_7_shifted_T_9[5];
wire take_87 = candidate_87 & (~_GEN_238 | _dist_T_119 < _GEN_237);
wire [63:0] _GEN_239 =
entries_7_data >> {58'h0, 3'h5 - entries_7_addr[2:0], 3'h0};
wire [5:0] _GEN_240 = take_87 ? _dist_T_119 : _GEN_237;
wire _GEN_241 = _GEN_238 | candidate_87;
wire candidate_88 = forwardVec_8 & _storeMasks_8_shifted_T_9[5];
wire take_88 = candidate_88 & (~_GEN_241 | _dist_T_120 < _GEN_240);
wire [63:0] _GEN_242 =
entries_8_data >> {58'h0, 3'h5 - entries_8_addr[2:0], 3'h0};
wire [5:0] _GEN_243 = take_88 ? _dist_T_120 : _GEN_240;
wire _GEN_244 = _GEN_241 | candidate_88;
wire candidate_89 = forwardVec_9 & _storeMasks_9_shifted_T_9[5];
wire take_89 = candidate_89 & (~_GEN_244 | _dist_T_121 < _GEN_243);
wire [63:0] _GEN_245 =
entries_9_data >> {58'h0, 3'h5 - entries_9_addr[2:0], 3'h0};
wire [5:0] _GEN_246 = take_89 ? _dist_T_121 : _GEN_243;
wire _GEN_247 = _GEN_244 | candidate_89;
wire candidate_90 = forwardVec_10 & _storeMasks_10_shifted_T_9[5];
wire take_90 = candidate_90 & (~_GEN_247 | _dist_T_122 < _GEN_246);
wire [63:0] _GEN_248 =
entries_10_data >> {58'h0, 3'h5 - entries_10_addr[2:0], 3'h0};
wire [5:0] _GEN_249 = take_90 ? _dist_T_122 : _GEN_246;
wire _GEN_250 = _GEN_247 | candidate_90;
wire candidate_91 = forwardVec_11 & _storeMasks_11_shifted_T_9[5];
wire take_91 = candidate_91 & (~_GEN_250 | _dist_T_123 < _GEN_249);
wire [63:0] _GEN_251 =
entries_11_data >> {58'h0, 3'h5 - entries_11_addr[2:0], 3'h0};
wire [5:0] _GEN_252 = take_91 ? _dist_T_123 : _GEN_249;
wire _GEN_253 = _GEN_250 | candidate_91;
wire candidate_92 = forwardVec_12 & _storeMasks_12_shifted_T_9[5];
wire take_92 = candidate_92 & (~_GEN_253 | _dist_T_124 < _GEN_252);
wire [63:0] _GEN_254 =
entries_12_data >> {58'h0, 3'h5 - entries_12_addr[2:0], 3'h0};
wire [5:0] _GEN_255 = take_92 ? _dist_T_124 : _GEN_252;
wire _GEN_256 = _GEN_253 | candidate_92;
wire candidate_93 = forwardVec_13 & _storeMasks_13_shifted_T_9[5];
wire take_93 = candidate_93 & (~_GEN_256 | _dist_T_125 < _GEN_255);
wire [63:0] _GEN_257 =
entries_13_data >> {58'h0, 3'h5 - entries_13_addr[2:0], 3'h0};
wire [5:0] _GEN_258 = take_93 ? _dist_T_125 : _GEN_255;
wire _GEN_259 = _GEN_256 | candidate_93;
wire candidate_94 = forwardVec_14 & _storeMasks_14_shifted_T_9[5];
wire take_94 = candidate_94 & (~_GEN_259 | _dist_T_126 < _GEN_258);
wire [63:0] _GEN_260 =
entries_14_data >> {58'h0, 3'h5 - entries_14_addr[2:0], 3'h0};
wire _GEN_261 = _GEN_259 | candidate_94;
wire candidate_95 = forwardVec_15 & _storeMasks_15_shifted_T_9[5];
wire [63:0] _GEN_262 =
entries_15_data >> {58'h0, 3'h5 - entries_15_addr[2:0], 3'h0};
wire take_96 = forwardVec_0 & _storeMasks_0_shifted_T_9[6];
wire [63:0] _GEN_263 =
entries_0_data >> {58'h0, 3'h6 - entries_0_addr[2:0], 3'h0};
wire [5:0] _GEN_264 = take_96 ? _dist_T_112 : 6'h0;
wire candidate_97 = forwardVec_1 & _storeMasks_1_shifted_T_9[6];
wire take_97 = candidate_97 & (~take_96 | _dist_T_113 < _GEN_264);
wire [63:0] _GEN_265 =
entries_1_data >> {58'h0, 3'h6 - entries_1_addr[2:0], 3'h0};
wire [5:0] _GEN_266 = take_97 ? _dist_T_113 : _GEN_264;
wire _GEN_267 = take_96 | candidate_97;
wire candidate_98 = forwardVec_2 & _storeMasks_2_shifted_T_9[6];
wire take_98 = candidate_98 & (~_GEN_267 | _dist_T_114 < _GEN_266);
wire [63:0] _GEN_268 =
entries_2_data >> {58'h0, 3'h6 - entries_2_addr[2:0], 3'h0};
wire [5:0] _GEN_269 = take_98 ? _dist_T_114 : _GEN_266;
wire _GEN_270 = _GEN_267 | candidate_98;
wire candidate_99 = forwardVec_3 & _storeMasks_3_shifted_T_9[6];
wire take_99 = candidate_99 & (~_GEN_270 | _dist_T_115 < _GEN_269);
wire [63:0] _GEN_271 =
entries_3_data >> {58'h0, 3'h6 - entries_3_addr[2:0], 3'h0};
wire [5:0] _GEN_272 = take_99 ? _dist_T_115 : _GEN_269;
wire _GEN_273 = _GEN_270 | candidate_99;
wire candidate_100 = forwardVec_4 & _storeMasks_4_shifted_T_9[6];
wire take_100 = candidate_100 & (~_GEN_273 | _dist_T_116 < _GEN_272);
wire [63:0] _GEN_274 =
entries_4_data >> {58'h0, 3'h6 - entries_4_addr[2:0], 3'h0};
wire [5:0] _GEN_275 = take_100 ? _dist_T_116 : _GEN_272;
wire _GEN_276 = _GEN_273 | candidate_100;
wire candidate_101 = forwardVec_5 & _storeMasks_5_shifted_T_9[6];
wire take_101 = candidate_101 & (~_GEN_276 | _dist_T_117 < _GEN_275);
wire [63:0] _GEN_277 =
entries_5_data >> {58'h0, 3'h6 - entries_5_addr[2:0], 3'h0};
wire [5:0] _GEN_278 = take_101 ? _dist_T_117 : _GEN_275;
wire _GEN_279 = _GEN_276 | candidate_101;
wire candidate_102 = forwardVec_6 & _storeMasks_6_shifted_T_9[6];
wire take_102 = candidate_102 & (~_GEN_279 | _dist_T_118 < _GEN_278);
wire [63:0] _GEN_280 =
entries_6_data >> {58'h0, 3'h6 - entries_6_addr[2:0], 3'h0};
wire [5:0] _GEN_281 = take_102 ? _dist_T_118 : _GEN_278;
wire _GEN_282 = _GEN_279 | candidate_102;
wire candidate_103 = forwardVec_7 & _storeMasks_7_shifted_T_9[6];
wire take_103 = candidate_103 & (~_GEN_282 | _dist_T_119 < _GEN_281);
wire [63:0] _GEN_283 =
entries_7_data >> {58'h0, 3'h6 - entries_7_addr[2:0], 3'h0};
wire [5:0] _GEN_284 = take_103 ? _dist_T_119 : _GEN_281;
wire _GEN_285 = _GEN_282 | candidate_103;
wire candidate_104 = forwardVec_8 & _storeMasks_8_shifted_T_9[6];
wire take_104 = candidate_104 & (~_GEN_285 | _dist_T_120 < _GEN_284);
wire [63:0] _GEN_286 =
entries_8_data >> {58'h0, 3'h6 - entries_8_addr[2:0], 3'h0};
wire [5:0] _GEN_287 = take_104 ? _dist_T_120 : _GEN_284;
wire _GEN_288 = _GEN_285 | candidate_104;
wire candidate_105 = forwardVec_9 & _storeMasks_9_shifted_T_9[6];
wire take_105 = candidate_105 & (~_GEN_288 | _dist_T_121 < _GEN_287);
wire [63:0] _GEN_289 =
entries_9_data >> {58'h0, 3'h6 - entries_9_addr[2:0], 3'h0};
wire [5:0] _GEN_290 = take_105 ? _dist_T_121 : _GEN_287;
wire _GEN_291 = _GEN_288 | candidate_105;
wire candidate_106 = forwardVec_10 & _storeMasks_10_shifted_T_9[6];
wire take_106 = candidate_106 & (~_GEN_291 | _dist_T_122 < _GEN_290);
wire [63:0] _GEN_292 =
entries_10_data >> {58'h0, 3'h6 - entries_10_addr[2:0], 3'h0};
wire [5:0] _GEN_293 = take_106 ? _dist_T_122 : _GEN_290;
wire _GEN_294 = _GEN_291 | candidate_106;
wire candidate_107 = forwardVec_11 & _storeMasks_11_shifted_T_9[6];
wire take_107 = candidate_107 & (~_GEN_294 | _dist_T_123 < _GEN_293);
wire [63:0] _GEN_295 =
entries_11_data >> {58'h0, 3'h6 - entries_11_addr[2:0], 3'h0};
wire [5:0] _GEN_296 = take_107 ? _dist_T_123 : _GEN_293;
wire _GEN_297 = _GEN_294 | candidate_107;
wire candidate_108 = forwardVec_12 & _storeMasks_12_shifted_T_9[6];
wire take_108 = candidate_108 & (~_GEN_297 | _dist_T_124 < _GEN_296);
wire [63:0] _GEN_298 =
entries_12_data >> {58'h0, 3'h6 - entries_12_addr[2:0], 3'h0};
wire [5:0] _GEN_299 = take_108 ? _dist_T_124 : _GEN_296;
wire _GEN_300 = _GEN_297 | candidate_108;
wire candidate_109 = forwardVec_13 & _storeMasks_13_shifted_T_9[6];
wire take_109 = candidate_109 & (~_GEN_300 | _dist_T_125 < _GEN_299);
wire [63:0] _GEN_301 =
entries_13_data >> {58'h0, 3'h6 - entries_13_addr[2:0], 3'h0};
wire [5:0] _GEN_302 = take_109 ? _dist_T_125 : _GEN_299;
wire _GEN_303 = _GEN_300 | candidate_109;
wire candidate_110 = forwardVec_14 & _storeMasks_14_shifted_T_9[6];
wire take_110 = candidate_110 & (~_GEN_303 | _dist_T_126 < _GEN_302);
wire [63:0] _GEN_304 =
entries_14_data >> {58'h0, 3'h6 - entries_14_addr[2:0], 3'h0};
wire _GEN_305 = _GEN_303 | candidate_110;
wire candidate_111 = forwardVec_15 & _storeMasks_15_shifted_T_9[6];
wire [63:0] _GEN_306 =
entries_15_data >> {58'h0, 3'h6 - entries_15_addr[2:0], 3'h0};
wire take_112 = forwardVec_0 & _storeMasks_0_shifted_T_9[7];
wire [63:0] _GEN_307 =
entries_0_data >> {58'h0, 3'h7 - entries_0_addr[2:0], 3'h0};
wire [5:0] _GEN_308 = take_112 ? _dist_T_112 : 6'h0;
wire candidate_113 = forwardVec_1 & _storeMasks_1_shifted_T_9[7];
wire take_113 = candidate_113 & (~take_112 | _dist_T_113 < _GEN_308);
wire [63:0] _GEN_309 =
entries_1_data >> {58'h0, 3'h7 - entries_1_addr[2:0], 3'h0};
wire [5:0] _GEN_310 = take_113 ? _dist_T_113 : _GEN_308;
wire _GEN_311 = take_112 | candidate_113;
wire candidate_114 = forwardVec_2 & _storeMasks_2_shifted_T_9[7];
wire take_114 = candidate_114 & (~_GEN_311 | _dist_T_114 < _GEN_310);
wire [63:0] _GEN_312 =
entries_2_data >> {58'h0, 3'h7 - entries_2_addr[2:0], 3'h0};
wire [5:0] _GEN_313 = take_114 ? _dist_T_114 : _GEN_310;
wire _GEN_314 = _GEN_311 | candidate_114;
wire candidate_115 = forwardVec_3 & _storeMasks_3_shifted_T_9[7];
wire take_115 = candidate_115 & (~_GEN_314 | _dist_T_115 < _GEN_313);
wire [63:0] _GEN_315 =
entries_3_data >> {58'h0, 3'h7 - entries_3_addr[2:0], 3'h0};
wire [5:0] _GEN_316 = take_115 ? _dist_T_115 : _GEN_313;
wire _GEN_317 = _GEN_314 | candidate_115;
wire candidate_116 = forwardVec_4 & _storeMasks_4_shifted_T_9[7];
wire take_116 = candidate_116 & (~_GEN_317 | _dist_T_116 < _GEN_316);
wire [63:0] _GEN_318 =
entries_4_data >> {58'h0, 3'h7 - entries_4_addr[2:0], 3'h0};
wire [5:0] _GEN_319 = take_116 ? _dist_T_116 : _GEN_316;
wire _GEN_320 = _GEN_317 | candidate_116;
wire candidate_117 = forwardVec_5 & _storeMasks_5_shifted_T_9[7];
wire take_117 = candidate_117 & (~_GEN_320 | _dist_T_117 < _GEN_319);
wire [63:0] _GEN_321 =
entries_5_data >> {58'h0, 3'h7 - entries_5_addr[2:0], 3'h0};
wire [5:0] _GEN_322 = take_117 ? _dist_T_117 : _GEN_319;
wire _GEN_323 = _GEN_320 | candidate_117;
wire candidate_118 = forwardVec_6 & _storeMasks_6_shifted_T_9[7];
wire take_118 = candidate_118 & (~_GEN_323 | _dist_T_118 < _GEN_322);
wire [63:0] _GEN_324 =
entries_6_data >> {58'h0, 3'h7 - entries_6_addr[2:0], 3'h0};
wire [5:0] _GEN_325 = take_118 ? _dist_T_118 : _GEN_322;
wire _GEN_326 = _GEN_323 | candidate_118;
wire candidate_119 = forwardVec_7 & _storeMasks_7_shifted_T_9[7];
wire take_119 = candidate_119 & (~_GEN_326 | _dist_T_119 < _GEN_325);
wire [63:0] _GEN_327 =
entries_7_data >> {58'h0, 3'h7 - entries_7_addr[2:0], 3'h0};
wire [5:0] _GEN_328 = take_119 ? _dist_T_119 : _GEN_325;
wire _GEN_329 = _GEN_326 | candidate_119;
wire candidate_120 = forwardVec_8 & _storeMasks_8_shifted_T_9[7];
wire take_120 = candidate_120 & (~_GEN_329 | _dist_T_120 < _GEN_328);
wire [63:0] _GEN_330 =
entries_8_data >> {58'h0, 3'h7 - entries_8_addr[2:0], 3'h0};
wire [5:0] _GEN_331 = take_120 ? _dist_T_120 : _GEN_328;
wire _GEN_332 = _GEN_329 | candidate_120;
wire candidate_121 = forwardVec_9 & _storeMasks_9_shifted_T_9[7];
wire take_121 = candidate_121 & (~_GEN_332 | _dist_T_121 < _GEN_331);
wire [63:0] _GEN_333 =
entries_9_data >> {58'h0, 3'h7 - entries_9_addr[2:0], 3'h0};
wire [5:0] _GEN_334 = take_121 ? _dist_T_121 : _GEN_331;
wire _GEN_335 = _GEN_332 | candidate_121;
wire candidate_122 = forwardVec_10 & _storeMasks_10_shifted_T_9[7];
wire take_122 = candidate_122 & (~_GEN_335 | _dist_T_122 < _GEN_334);
wire [63:0] _GEN_336 =
entries_10_data >> {58'h0, 3'h7 - entries_10_addr[2:0], 3'h0};
wire [5:0] _GEN_337 = take_122 ? _dist_T_122 : _GEN_334;
wire _GEN_338 = _GEN_335 | candidate_122;
wire candidate_123 = forwardVec_11 & _storeMasks_11_shifted_T_9[7];
wire take_123 = candidate_123 & (~_GEN_338 | _dist_T_123 < _GEN_337);
wire [63:0] _GEN_339 =
entries_11_data >> {58'h0, 3'h7 - entries_11_addr[2:0], 3'h0};
wire [5:0] _GEN_340 = take_123 ? _dist_T_123 : _GEN_337;
wire _GEN_341 = _GEN_338 | candidate_123;
wire candidate_124 = forwardVec_12 & _storeMasks_12_shifted_T_9[7];
wire take_124 = candidate_124 & (~_GEN_341 | _dist_T_124 < _GEN_340);
wire [63:0] _GEN_342 =
entries_12_data >> {58'h0, 3'h7 - entries_12_addr[2:0], 3'h0};
wire [5:0] _GEN_343 = take_124 ? _dist_T_124 : _GEN_340;
wire _GEN_344 = _GEN_341 | candidate_124;
wire candidate_125 = forwardVec_13 & _storeMasks_13_shifted_T_9[7];
wire take_125 = candidate_125 & (~_GEN_344 | _dist_T_125 < _GEN_343);
wire [63:0] _GEN_345 =
entries_13_data >> {58'h0, 3'h7 - entries_13_addr[2:0], 3'h0};
wire [5:0] _GEN_346 = take_125 ? _dist_T_125 : _GEN_343;
wire _GEN_347 = _GEN_344 | candidate_125;
wire candidate_126 = forwardVec_14 & _storeMasks_14_shifted_T_9[7];
wire take_126 = candidate_126 & (~_GEN_347 | _dist_T_126 < _GEN_346);
wire [63:0] _GEN_348 =
entries_14_data >> {58'h0, 3'h7 - entries_14_addr[2:0], 3'h0};
wire _GEN_349 = _GEN_347 | candidate_126;
wire candidate_127 = forwardVec_15 & _storeMasks_15_shifted_T_9[7];
wire [63:0] _GEN_350 =
entries_15_data >> {58'h0, 3'h7 - entries_15_addr[2:0], 3'h0};
wire [15:0] _overlaps_T_416 =
{_overlaps_T_390 & entries_15_dataValid & entries_15_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_15_addr
+ (_overlaps_T_409
? 64'h7
: _overlaps_T_407
? 64'h3
: _overlaps_T_405 ? 64'h1 : _overlaps_T_403 ? 64'h0 : 64'h7),
_overlaps_T_364 & entries_14_dataValid & entries_14_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_14_addr
+ (_overlaps_T_383
? 64'h7
: _overlaps_T_381
? 64'h3
: _overlaps_T_379 ? 64'h1 : _overlaps_T_377 ? 64'h0 : 64'h7),
_overlaps_T_338 & entries_13_dataValid & entries_13_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_13_addr
+ (_overlaps_T_357
? 64'h7
: _overlaps_T_355
? 64'h3
: _overlaps_T_353 ? 64'h1 : _overlaps_T_351 ? 64'h0 : 64'h7),
_overlaps_T_312 & entries_12_dataValid & entries_12_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_12_addr
+ (_overlaps_T_331
? 64'h7
: _overlaps_T_329
? 64'h3
: _overlaps_T_327 ? 64'h1 : _overlaps_T_325 ? 64'h0 : 64'h7),
_overlaps_T_286 & entries_11_dataValid & entries_11_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_11_addr
+ (_overlaps_T_305
? 64'h7
: _overlaps_T_303
? 64'h3
: _overlaps_T_301 ? 64'h1 : _overlaps_T_299 ? 64'h0 : 64'h7),
_overlaps_T_260 & entries_10_dataValid & entries_10_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_10_addr
+ (_overlaps_T_279
? 64'h7
: _overlaps_T_277
? 64'h3
: _overlaps_T_275 ? 64'h1 : _overlaps_T_273 ? 64'h0 : 64'h7),
_overlaps_T_234 & entries_9_dataValid & entries_9_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_9_addr
+ (_overlaps_T_253
? 64'h7
: _overlaps_T_251
? 64'h3
: _overlaps_T_249 ? 64'h1 : _overlaps_T_247 ? 64'h0 : 64'h7),
_overlaps_T_208 & entries_8_dataValid & entries_8_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_8_addr
+ (_overlaps_T_227
? 64'h7
: _overlaps_T_225
? 64'h3
: _overlaps_T_223 ? 64'h1 : _overlaps_T_221 ? 64'h0 : 64'h7),
_overlaps_T_182 & entries_7_dataValid & entries_7_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_7_addr
+ (_overlaps_T_201
? 64'h7
: _overlaps_T_199
? 64'h3
: _overlaps_T_197 ? 64'h1 : _overlaps_T_195 ? 64'h0 : 64'h7),
_overlaps_T_156 & entries_6_dataValid & entries_6_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_6_addr
+ (_overlaps_T_175
? 64'h7
: _overlaps_T_173
? 64'h3
: _overlaps_T_171 ? 64'h1 : _overlaps_T_169 ? 64'h0 : 64'h7),
_overlaps_T_130 & entries_5_dataValid & entries_5_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_5_addr
+ (_overlaps_T_149
? 64'h7
: _overlaps_T_147
? 64'h3
: _overlaps_T_145 ? 64'h1 : _overlaps_T_143 ? 64'h0 : 64'h7),
_overlaps_T_104 & entries_4_dataValid & entries_4_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_4_addr
+ (_overlaps_T_123
? 64'h7
: _overlaps_T_121
? 64'h3
: _overlaps_T_119 ? 64'h1 : _overlaps_T_117 ? 64'h0 : 64'h7),
_overlaps_T_78 & entries_3_dataValid & entries_3_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_3_addr
+ (_overlaps_T_97
? 64'h7
: _overlaps_T_95
? 64'h3
: _overlaps_T_93 ? 64'h1 : _overlaps_T_91 ? 64'h0 : 64'h7),
_overlaps_T_52 & entries_2_dataValid & entries_2_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_2_addr
+ (_overlaps_T_71
? 64'h7
: _overlaps_T_69
? 64'h3
: _overlaps_T_67 ? 64'h1 : _overlaps_T_65 ? 64'h0 : 64'h7),
_overlaps_T_26 & entries_1_dataValid & entries_1_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_1_addr
+ (_overlaps_T_45
? 64'h7
: _overlaps_T_43
? 64'h3
: _overlaps_T_41 ? 64'h1 : _overlaps_T_39 ? 64'h0 : 64'h7),
_overlaps_T & entries_0_dataValid & entries_0_addr <= io_loadAddr
+ (_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
& io_loadAddr <= entries_0_addr
+ (_overlaps_T_19
? 64'h7
: _overlaps_T_17
? 64'h3
: _overlaps_T_15 ? 64'h1 : _overlaps_T_13 ? 64'h0 : 64'h7)};
wire [7:0][7:0] _GEN_351 =
{{candidate_127 & (~_GEN_349 | _dist_T_127 < (take_126 ? _dist_T_126 : _GEN_346))
? _GEN_350[7:0]
: take_126
? _GEN_348[7:0]
: take_125
? _GEN_345[7:0]
: take_124
? _GEN_342[7:0]
: take_123
? _GEN_339[7:0]
: take_122
? _GEN_336[7:0]
: take_121
? _GEN_333[7:0]
: take_120
? _GEN_330[7:0]
: take_119
? _GEN_327[7:0]
: take_118
? _GEN_324[7:0]
: take_117
? _GEN_321[7:0]
: take_116
? _GEN_318[7:0]
: take_115
? _GEN_315[7:0]
: take_114
? _GEN_312[7:0]
: take_113
? _GEN_309[7:0]
: take_112
? _GEN_307[7:0]
: 8'h0},
{candidate_111 & (~_GEN_305 | _dist_T_127 < (take_110 ? _dist_T_126 : _GEN_302))
? _GEN_306[7:0]
: take_110
? _GEN_304[7:0]
: take_109
? _GEN_301[7:0]
: take_108
? _GEN_298[7:0]
: take_107
? _GEN_295[7:0]
: take_106
? _GEN_292[7:0]
: take_105
? _GEN_289[7:0]
: take_104
? _GEN_286[7:0]
: take_103
? _GEN_283[7:0]
: take_102
? _GEN_280[7:0]
: take_101
? _GEN_277[7:0]
: take_100
? _GEN_274[7:0]
: take_99
? _GEN_271[7:0]
: take_98
? _GEN_268[7:0]
: take_97
? _GEN_265[7:0]
: take_96
? _GEN_263[7:0]
: 8'h0},
{candidate_95 & (~_GEN_261 | _dist_T_127 < (take_94 ? _dist_T_126 : _GEN_258))
? _GEN_262[7:0]
: take_94
? _GEN_260[7:0]
: take_93
? _GEN_257[7:0]
: take_92
? _GEN_254[7:0]
: take_91
? _GEN_251[7:0]
: take_90
? _GEN_248[7:0]
: take_89
? _GEN_245[7:0]
: take_88
? _GEN_242[7:0]
: take_87
? _GEN_239[7:0]
: take_86
? _GEN_236[7:0]
: take_85
? _GEN_233[7:0]
: take_84
? _GEN_230[7:0]
: take_83
? _GEN_227[7:0]
: take_82
? _GEN_224[7:0]
: take_81
? _GEN_221[7:0]
: take_80
? _GEN_219[7:0]
: 8'h0},
{candidate_79 & (~_GEN_217 | _dist_T_127 < (take_78 ? _dist_T_126 : _GEN_214))
? _GEN_218[7:0]
: take_78
? _GEN_216[7:0]
: take_77
? _GEN_213[7:0]
: take_76
? _GEN_210[7:0]
: take_75
? _GEN_207[7:0]
: take_74
? _GEN_204[7:0]
: take_73
? _GEN_201[7:0]
: take_72
? _GEN_198[7:0]
: take_71
? _GEN_195[7:0]
: take_70
? _GEN_192[7:0]
: take_69
? _GEN_189[7:0]
: take_68
? _GEN_186[7:0]
: take_67
? _GEN_183[7:0]
: take_66
? _GEN_180[7:0]
: take_65
? _GEN_177[7:0]
: take_64
? _GEN_175[7:0]
: 8'h0},
{candidate_63 & (~_GEN_173 | _dist_T_127 < (take_62 ? _dist_T_126 : _GEN_170))
? _GEN_174[7:0]
: take_62
? _GEN_172[7:0]
: take_61
? _GEN_169[7:0]
: take_60
? _GEN_166[7:0]
: take_59
? _GEN_163[7:0]
: take_58
? _GEN_160[7:0]
: take_57
? _GEN_157[7:0]
: take_56
? _GEN_154[7:0]
: take_55
? _GEN_151[7:0]
: take_54
? _GEN_148[7:0]
: take_53
? _GEN_145[7:0]
: take_52
? _GEN_142[7:0]
: take_51
? _GEN_139[7:0]
: take_50
? _GEN_136[7:0]
: take_49
? _GEN_133[7:0]
: take_48
? _GEN_131[7:0]
: 8'h0},
{candidate_47 & (~_GEN_129 | _dist_T_127 < (take_46 ? _dist_T_126 : _GEN_126))
? _GEN_130[7:0]
: take_46
? _GEN_128[7:0]
: take_45
? _GEN_125[7:0]
: take_44
? _GEN_122[7:0]
: take_43
? _GEN_119[7:0]
: take_42
? _GEN_116[7:0]
: take_41
? _GEN_113[7:0]
: take_40
? _GEN_110[7:0]
: take_39
? _GEN_107[7:0]
: take_38
? _GEN_104[7:0]
: take_37
? _GEN_101[7:0]
: take_36
? _GEN_98[7:0]
: take_35
? _GEN_95[7:0]
: take_34
? _GEN_92[7:0]
: take_33
? _GEN_89[7:0]
: take_32
? _GEN_87[7:0]
: 8'h0},
{candidate_31 & (~_GEN_85 | _dist_T_127 < (take_30 ? _dist_T_126 : _GEN_82))
? _GEN_86[7:0]
: take_30
? _GEN_84[7:0]
: take_29
? _GEN_81[7:0]
: take_28
? _GEN_78[7:0]
: take_27
? _GEN_75[7:0]
: take_26
? _GEN_72[7:0]
: take_25
? _GEN_69[7:0]
: take_24
? _GEN_66[7:0]
: take_23
? _GEN_63[7:0]
: take_22
? _GEN_60[7:0]
: take_21
? _GEN_57[7:0]
: take_20
? _GEN_54[7:0]
: take_19
? _GEN_51[7:0]
: take_18
? _GEN_48[7:0]
: take_17
? _GEN_45[7:0]
: take_16
? _GEN_43[7:0]
: 8'h0},
{candidate_15 & (~_GEN_41 | _dist_T_127 < (take_14 ? _dist_T_126 : _GEN_38))
? _GEN_42[7:0]
: take_14
? _GEN_40[7:0]
: take_13
? _GEN_37[7:0]
: take_12
? _GEN_34[7:0]
: take_11
? _GEN_31[7:0]
: take_10
? _GEN_28[7:0]
: take_9
? _GEN_25[7:0]
: take_8
? _GEN_22[7:0]
: take_7
? _GEN_19[7:0]
: take_6
? _GEN_16[7:0]
: take_5
? _GEN_13[7:0]
: take_4
? _GEN_10[7:0]
: take_3
? _GEN_7[7:0]
: take_2
? _GEN_4[7:0]
: take_1
? _GEN_1[7:0]
: take
? _GEN[7:0]
: 8'h0}};
wire io_forwardValid_0 =
{62'h0, io_loadAddr[2:0]}
+ {1'h0,
(_io_forwardValid_T_7
? 64'h7
: _io_forwardValid_T_5
? 64'h3
: _io_forwardValid_T_3 ? 64'h1 : _io_forwardValid_T_1 ? 64'h0 : 64'h7)
+ 64'h1} < 65'h9 & (|(_loadMask_shifted_T_9[7:0]))
& ({(_GEN_349 | candidate_127) & _loadMask_shifted_T_9[7],
(_GEN_305 | candidate_111) & _loadMask_shifted_T_9[6],
(_GEN_261 | candidate_95) & _loadMask_shifted_T_9[5],
(_GEN_217 | candidate_79) & _loadMask_shifted_T_9[4],
(_GEN_173 | candidate_63) & _loadMask_shifted_T_9[3],
(_GEN_129 | candidate_47) & _loadMask_shifted_T_9[2],
(_GEN_85 | candidate_31) & _loadMask_shifted_T_9[1],
(_GEN_41 | candidate_15) & _loadMask_shifted_T_9[0]}
& _loadMask_shifted_T_9[7:0]) == _loadMask_shifted_T_9[7:0];
wire drainVec_0 =
entries_0_valid & entries_0_committed & entries_0_addrValid & entries_0_dataValid;
wire drainVec_1 =
entries_1_valid & entries_1_committed & entries_1_addrValid & entries_1_dataValid;
wire drainVec_2 =
entries_2_valid & entries_2_committed & entries_2_addrValid & entries_2_dataValid;
wire drainVec_3 =
entries_3_valid & entries_3_committed & entries_3_addrValid & entries_3_dataValid;
wire drainVec_4 =
entries_4_valid & entries_4_committed & entries_4_addrValid & entries_4_dataValid;
wire drainVec_5 =
entries_5_valid & entries_5_committed & entries_5_addrValid & entries_5_dataValid;
wire drainVec_6 =
entries_6_valid & entries_6_committed & entries_6_addrValid & entries_6_dataValid;
wire drainVec_7 =
entries_7_valid & entries_7_committed & entries_7_addrValid & entries_7_dataValid;
wire drainVec_8 =
entries_8_valid & entries_8_committed & entries_8_addrValid & entries_8_dataValid;
wire drainVec_9 =
entries_9_valid & entries_9_committed & entries_9_addrValid & entries_9_dataValid;
wire drainVec_10 =
entries_10_valid & entries_10_committed & entries_10_addrValid & entries_10_dataValid;
wire drainVec_11 =
entries_11_valid & entries_11_committed & entries_11_addrValid & entries_11_dataValid;
wire drainVec_12 =
entries_12_valid & entries_12_committed & entries_12_addrValid & entries_12_dataValid;
wire drainVec_13 =
entries_13_valid & entries_13_committed & entries_13_addrValid & entries_13_dataValid;
wire drainVec_14 =
entries_14_valid & entries_14_committed & entries_14_addrValid & entries_14_dataValid;
wire drainVec_15 =
entries_15_valid & entries_15_committed & entries_15_addrValid & entries_15_dataValid;
wire [15:0] _io_drainValid_T =
{drainVec_15,
drainVec_14,
drainVec_13,
drainVec_12,
drainVec_11,
drainVec_10,
drainVec_9,
drainVec_8,
drainVec_7,
drainVec_6,
drainVec_5,
drainVec_4,
drainVec_3,
drainVec_2,
drainVec_1,
drainVec_0};
wire [14:0] drainOH =
drainVec_0
? 15'h0
: drainVec_1
? 15'h1
: drainVec_2
? 15'h2
: drainVec_3
? 15'h4
: drainVec_4
? 15'h8
: drainVec_5
? 15'h10
: drainVec_6
? 15'h20
: drainVec_7
? 15'h40
: drainVec_8
? 15'h80
: drainVec_9
? 15'h100
: drainVec_10
? 15'h200
: drainVec_11
? 15'h400
: drainVec_12
? 15'h800
: drainVec_13
? 15'h1000
: drainVec_14
? 15'h2000
: {drainVec_15, 14'h0};
wire [6:0] _drainIdx_T_1 = drainOH[14:8] | drainOH[6:0];
wire [2:0] _drainIdx_T_3 = _drainIdx_T_1[6:4] | _drainIdx_T_1[2:0];
wire [3:0] drainIdx =
{|(drainOH[14:7]),
|(_drainIdx_T_1[6:3]),
|(_drainIdx_T_3[2:1]),
_drainIdx_T_3[2] | _drainIdx_T_3[0]};
wire [15:0][63:0] _GEN_352 =
{{entries_15_addr},
{entries_14_addr},
{entries_13_addr},
{entries_12_addr},
{entries_11_addr},
{entries_10_addr},
{entries_9_addr},
{entries_8_addr},
{entries_7_addr},
{entries_6_addr},
{entries_5_addr},
{entries_4_addr},
{entries_3_addr},
{entries_2_addr},
{entries_1_addr},
{entries_0_addr}};
wire [15:0][63:0] _GEN_353 =
{{entries_15_data},
{entries_14_data},
{entries_13_data},
{entries_12_data},
{entries_11_data},
{entries_10_data},
{entries_9_data},
{entries_8_data},
{entries_7_data},
{entries_6_data},
{entries_5_data},
{entries_4_data},
{entries_3_data},
{entries_2_data},
{entries_1_data},
{entries_0_data}};
wire [15:0][2:0] _GEN_354 =
{{entries_15_size},
{entries_14_size},
{entries_13_size},
{entries_12_size},
{entries_11_size},
{entries_10_size},
{entries_9_size},
{entries_8_size},
{entries_7_size},
{entries_6_size},
{entries_5_size},
{entries_4_size},
{entries_3_size},
{entries_2_size},
{entries_1_size},
{entries_0_size}};
always @(posedge clock) begin
if (reset) begin
entries_0_valid <= 1'h0;
entries_0_robIdx <= 6'h0;
entries_0_addrValid <= 1'h0;
entries_0_dataValid <= 1'h0;
entries_0_addr <= 64'h0;
entries_0_data <= 64'h0;
entries_0_size <= 3'h0;
entries_0_committed <= 1'h0;
entries_1_valid <= 1'h0;
entries_1_robIdx <= 6'h0;
entries_1_addrValid <= 1'h0;
entries_1_dataValid <= 1'h0;
entries_1_addr <= 64'h0;
entries_1_data <= 64'h0;
entries_1_size <= 3'h0;
entries_1_committed <= 1'h0;
entries_2_valid <= 1'h0;
entries_2_robIdx <= 6'h0;
entries_2_addrValid <= 1'h0;
entries_2_dataValid <= 1'h0;
entries_2_addr <= 64'h0;
entries_2_data <= 64'h0;
entries_2_size <= 3'h0;
entries_2_committed <= 1'h0;
entries_3_valid <= 1'h0;
entries_3_robIdx <= 6'h0;
entries_3_addrValid <= 1'h0;
entries_3_dataValid <= 1'h0;
entries_3_addr <= 64'h0;
entries_3_data <= 64'h0;
entries_3_size <= 3'h0;
entries_3_committed <= 1'h0;
entries_4_valid <= 1'h0;
entries_4_robIdx <= 6'h0;
entries_4_addrValid <= 1'h0;
entries_4_dataValid <= 1'h0;
entries_4_addr <= 64'h0;
entries_4_data <= 64'h0;
entries_4_size <= 3'h0;
entries_4_committed <= 1'h0;
entries_5_valid <= 1'h0;
entries_5_robIdx <= 6'h0;
entries_5_addrValid <= 1'h0;
entries_5_dataValid <= 1'h0;
entries_5_addr <= 64'h0;
entries_5_data <= 64'h0;
entries_5_size <= 3'h0;
entries_5_committed <= 1'h0;
entries_6_valid <= 1'h0;
entries_6_robIdx <= 6'h0;
entries_6_addrValid <= 1'h0;
entries_6_dataValid <= 1'h0;
entries_6_addr <= 64'h0;
entries_6_data <= 64'h0;
entries_6_size <= 3'h0;
entries_6_committed <= 1'h0;
entries_7_valid <= 1'h0;
entries_7_robIdx <= 6'h0;
entries_7_addrValid <= 1'h0;
entries_7_dataValid <= 1'h0;
entries_7_addr <= 64'h0;
entries_7_data <= 64'h0;
entries_7_size <= 3'h0;
entries_7_committed <= 1'h0;
entries_8_valid <= 1'h0;
entries_8_robIdx <= 6'h0;
entries_8_addrValid <= 1'h0;
entries_8_dataValid <= 1'h0;
entries_8_addr <= 64'h0;
entries_8_data <= 64'h0;
entries_8_size <= 3'h0;
entries_8_committed <= 1'h0;
entries_9_valid <= 1'h0;
entries_9_robIdx <= 6'h0;
entries_9_addrValid <= 1'h0;
entries_9_dataValid <= 1'h0;
entries_9_addr <= 64'h0;
entries_9_data <= 64'h0;
entries_9_size <= 3'h0;
entries_9_committed <= 1'h0;
entries_10_valid <= 1'h0;
entries_10_robIdx <= 6'h0;
entries_10_addrValid <= 1'h0;
entries_10_dataValid <= 1'h0;
entries_10_addr <= 64'h0;
entries_10_data <= 64'h0;
entries_10_size <= 3'h0;
entries_10_committed <= 1'h0;
entries_11_valid <= 1'h0;
entries_11_robIdx <= 6'h0;
entries_11_addrValid <= 1'h0;
entries_11_dataValid <= 1'h0;
entries_11_addr <= 64'h0;
entries_11_data <= 64'h0;
entries_11_size <= 3'h0;
entries_11_committed <= 1'h0;
entries_12_valid <= 1'h0;
entries_12_robIdx <= 6'h0;
entries_12_addrValid <= 1'h0;
entries_12_dataValid <= 1'h0;
entries_12_addr <= 64'h0;
entries_12_data <= 64'h0;
entries_12_size <= 3'h0;
entries_12_committed <= 1'h0;
entries_13_valid <= 1'h0;
entries_13_robIdx <= 6'h0;
entries_13_addrValid <= 1'h0;
entries_13_dataValid <= 1'h0;
entries_13_addr <= 64'h0;
entries_13_data <= 64'h0;
entries_13_size <= 3'h0;
entries_13_committed <= 1'h0;
entries_14_valid <= 1'h0;
entries_14_robIdx <= 6'h0;
entries_14_addrValid <= 1'h0;
entries_14_dataValid <= 1'h0;
entries_14_addr <= 64'h0;
entries_14_data <= 64'h0;
entries_14_size <= 3'h0;
entries_14_committed <= 1'h0;
entries_15_valid <= 1'h0;
entries_15_robIdx <= 6'h0;
entries_15_addrValid <= 1'h0;
entries_15_dataValid <= 1'h0;
entries_15_addr <= 64'h0;
entries_15_data <= 64'h0;
entries_15_size <= 3'h0;
entries_15_committed <= 1'h0;
end
else begin
automatic logic _GEN_355 =
io_enqValid
& (|{~entries_15_valid,
~entries_14_valid,
~entries_13_valid,
~entries_12_valid,
~entries_11_valid,
~entries_10_valid,
~entries_9_valid,
~entries_8_valid,
~entries_7_valid,
~entries_6_valid,
~entries_5_valid,
~entries_4_valid,
~entries_3_valid,
~entries_2_valid,
~entries_1_valid,
~entries_0_valid});
automatic logic _GEN_356;
automatic logic _GEN_357;
automatic logic _GEN_358;
automatic logic _GEN_359;
automatic logic _GEN_360;
automatic logic _GEN_361;
automatic logic _GEN_362;
automatic logic _GEN_363;
automatic logic _GEN_364;
automatic logic _GEN_365;
automatic logic _GEN_366;
automatic logic _GEN_367;
automatic logic _GEN_368;
automatic logic _GEN_369;
automatic logic _GEN_370;
automatic logic _GEN_371;
automatic logic _GEN_372 = io_writeIdx == 4'h0;
automatic logic _GEN_373;
automatic logic _GEN_374 = io_writeIdx == 4'h1;
automatic logic _GEN_375;
automatic logic _GEN_376 = io_writeIdx == 4'h2;
automatic logic _GEN_377;
automatic logic _GEN_378 = io_writeIdx == 4'h3;
automatic logic _GEN_379;
automatic logic _GEN_380 = io_writeIdx == 4'h4;
automatic logic _GEN_381;
automatic logic _GEN_382 = io_writeIdx == 4'h5;
automatic logic _GEN_383;
automatic logic _GEN_384 = io_writeIdx == 4'h6;
automatic logic _GEN_385;
automatic logic _GEN_386 = io_writeIdx == 4'h7;
automatic logic _GEN_387;
automatic logic _GEN_388 = io_writeIdx == 4'h8;
automatic logic _GEN_389;
automatic logic _GEN_390 = io_writeIdx == 4'h9;
automatic logic _GEN_391;
automatic logic _GEN_392 = io_writeIdx == 4'hA;
automatic logic _GEN_393;
automatic logic _GEN_394 = io_writeIdx == 4'hB;
automatic logic _GEN_395;
automatic logic _GEN_396 = io_writeIdx == 4'hC;
automatic logic _GEN_397;
automatic logic _GEN_398 = io_writeIdx == 4'hD;
automatic logic _GEN_399;
automatic logic _GEN_400 = io_writeIdx == 4'hE;
automatic logic _GEN_401;
automatic logic _GEN_402;
automatic logic _GEN_403;
automatic logic _GEN_404;
automatic logic _GEN_405;
automatic logic _GEN_406;
automatic logic _GEN_407;
automatic logic _GEN_408;
automatic logic _GEN_409;
automatic logic _GEN_410;
automatic logic _GEN_411;
automatic logic _GEN_412;
automatic logic _GEN_413;
automatic logic _GEN_414;
automatic logic _GEN_415;
automatic logic _GEN_416;
automatic logic _GEN_417;
automatic logic _GEN_418;
automatic logic _GEN_419 = (|_io_drainValid_T) & io_drainReady;
_GEN_356 = _GEN_355 & enqIdx == 4'h0;
_GEN_357 = _GEN_355 & enqIdx == 4'h1;
_GEN_358 = _GEN_355 & enqIdx == 4'h2;
_GEN_359 = _GEN_355 & enqIdx == 4'h3;
_GEN_360 = _GEN_355 & enqIdx == 4'h4;
_GEN_361 = _GEN_355 & enqIdx == 4'h5;
_GEN_362 = _GEN_355 & enqIdx == 4'h6;
_GEN_363 = _GEN_355 & enqIdx == 4'h7;
_GEN_364 = _GEN_355 & enqIdx == 4'h8;
_GEN_365 = _GEN_355 & enqIdx == 4'h9;
_GEN_366 = _GEN_355 & enqIdx == 4'hA;
_GEN_367 = _GEN_355 & enqIdx == 4'hB;
_GEN_368 = _GEN_355 & enqIdx == 4'hC;
_GEN_369 = _GEN_355 & enqIdx == 4'hD;
_GEN_370 = _GEN_355 & enqIdx == 4'hE;
_GEN_371 = _GEN_355 & (&enqIdx);
_GEN_373 = io_writeAddr & _GEN_372;
_GEN_375 = io_writeAddr & _GEN_374;
_GEN_377 = io_writeAddr & _GEN_376;
_GEN_379 = io_writeAddr & _GEN_378;
_GEN_381 = io_writeAddr & _GEN_380;
_GEN_383 = io_writeAddr & _GEN_382;
_GEN_385 = io_writeAddr & _GEN_384;
_GEN_387 = io_writeAddr & _GEN_386;
_GEN_389 = io_writeAddr & _GEN_388;
_GEN_391 = io_writeAddr & _GEN_390;
_GEN_393 = io_writeAddr & _GEN_392;
_GEN_395 = io_writeAddr & _GEN_394;
_GEN_397 = io_writeAddr & _GEN_396;
_GEN_399 = io_writeAddr & _GEN_398;
_GEN_401 = io_writeAddr & _GEN_400;
_GEN_402 = io_writeAddr & (&io_writeIdx);
_GEN_403 = io_writeData & _GEN_372;
_GEN_404 = io_writeData & _GEN_374;
_GEN_405 = io_writeData & _GEN_376;
_GEN_406 = io_writeData & _GEN_378;
_GEN_407 = io_writeData & _GEN_380;
_GEN_408 = io_writeData & _GEN_382;
_GEN_409 = io_writeData & _GEN_384;
_GEN_410 = io_writeData & _GEN_386;
_GEN_411 = io_writeData & _GEN_388;
_GEN_412 = io_writeData & _GEN_390;
_GEN_413 = io_writeData & _GEN_392;
_GEN_414 = io_writeData & _GEN_394;
_GEN_415 = io_writeData & _GEN_396;
_GEN_416 = io_writeData & _GEN_398;
_GEN_417 = io_writeData & _GEN_400;
_GEN_418 = io_writeData & (&io_writeIdx);
entries_0_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'h0) & (_GEN_356 | entries_0_valid);
if (io_flush) begin
entries_0_robIdx <= 6'h0;
entries_0_addr <= 64'h0;
entries_0_data <= 64'h0;
entries_0_size <= 3'h0;
entries_1_robIdx <= 6'h0;
entries_1_addr <= 64'h0;
entries_1_data <= 64'h0;
entries_1_size <= 3'h0;
entries_2_robIdx <= 6'h0;
entries_2_addr <= 64'h0;
entries_2_data <= 64'h0;
entries_2_size <= 3'h0;
entries_3_robIdx <= 6'h0;
entries_3_addr <= 64'h0;
entries_3_data <= 64'h0;
entries_3_size <= 3'h0;
entries_4_robIdx <= 6'h0;
entries_4_addr <= 64'h0;
entries_4_data <= 64'h0;
entries_4_size <= 3'h0;
entries_5_robIdx <= 6'h0;
entries_5_addr <= 64'h0;
entries_5_data <= 64'h0;
entries_5_size <= 3'h0;
entries_6_robIdx <= 6'h0;
entries_6_addr <= 64'h0;
entries_6_data <= 64'h0;
entries_6_size <= 3'h0;
entries_7_robIdx <= 6'h0;
entries_7_addr <= 64'h0;
entries_7_data <= 64'h0;
entries_7_size <= 3'h0;
entries_8_robIdx <= 6'h0;
entries_8_addr <= 64'h0;
entries_8_data <= 64'h0;
entries_8_size <= 3'h0;
entries_9_robIdx <= 6'h0;
entries_9_addr <= 64'h0;
entries_9_data <= 64'h0;
entries_9_size <= 3'h0;
entries_10_robIdx <= 6'h0;
entries_10_addr <= 64'h0;
entries_10_data <= 64'h0;
entries_10_size <= 3'h0;
entries_11_robIdx <= 6'h0;
entries_11_addr <= 64'h0;
entries_11_data <= 64'h0;
entries_11_size <= 3'h0;
entries_12_robIdx <= 6'h0;
entries_12_addr <= 64'h0;
entries_12_data <= 64'h0;
entries_12_size <= 3'h0;
entries_13_robIdx <= 6'h0;
entries_13_addr <= 64'h0;
entries_13_data <= 64'h0;
entries_13_size <= 3'h0;
entries_14_robIdx <= 6'h0;
entries_14_addr <= 64'h0;
entries_14_data <= 64'h0;
entries_14_size <= 3'h0;
entries_15_robIdx <= 6'h0;
entries_15_addr <= 64'h0;
entries_15_data <= 64'h0;
entries_15_size <= 3'h0;
end
else begin
if (_GEN_356)
entries_0_robIdx <= io_enqRobIdx;
if (_GEN_373) begin
entries_0_addr <= io_addr;
entries_0_size <= io_size;
end
if (_GEN_403)
entries_0_data <= io_data;
if (_GEN_357)
entries_1_robIdx <= io_enqRobIdx;
if (_GEN_375) begin
entries_1_addr <= io_addr;
entries_1_size <= io_size;
end
if (_GEN_404)
entries_1_data <= io_data;
if (_GEN_358)
entries_2_robIdx <= io_enqRobIdx;
if (_GEN_377) begin
entries_2_addr <= io_addr;
entries_2_size <= io_size;
end
if (_GEN_405)
entries_2_data <= io_data;
if (_GEN_359)
entries_3_robIdx <= io_enqRobIdx;
if (_GEN_379) begin
entries_3_addr <= io_addr;
entries_3_size <= io_size;
end
if (_GEN_406)
entries_3_data <= io_data;
if (_GEN_360)
entries_4_robIdx <= io_enqRobIdx;
if (_GEN_381) begin
entries_4_addr <= io_addr;
entries_4_size <= io_size;
end
if (_GEN_407)
entries_4_data <= io_data;
if (_GEN_361)
entries_5_robIdx <= io_enqRobIdx;
if (_GEN_383) begin
entries_5_addr <= io_addr;
entries_5_size <= io_size;
end
if (_GEN_408)
entries_5_data <= io_data;
if (_GEN_362)
entries_6_robIdx <= io_enqRobIdx;
if (_GEN_385) begin
entries_6_addr <= io_addr;
entries_6_size <= io_size;
end
if (_GEN_409)
entries_6_data <= io_data;
if (_GEN_363)
entries_7_robIdx <= io_enqRobIdx;
if (_GEN_387) begin
entries_7_addr <= io_addr;
entries_7_size <= io_size;
end
if (_GEN_410)
entries_7_data <= io_data;
if (_GEN_364)
entries_8_robIdx <= io_enqRobIdx;
if (_GEN_389) begin
entries_8_addr <= io_addr;
entries_8_size <= io_size;
end
if (_GEN_411)
entries_8_data <= io_data;
if (_GEN_365)
entries_9_robIdx <= io_enqRobIdx;
if (_GEN_391) begin
entries_9_addr <= io_addr;
entries_9_size <= io_size;
end
if (_GEN_412)
entries_9_data <= io_data;
if (_GEN_366)
entries_10_robIdx <= io_enqRobIdx;
if (_GEN_393) begin
entries_10_addr <= io_addr;
entries_10_size <= io_size;
end
if (_GEN_413)
entries_10_data <= io_data;
if (_GEN_367)
entries_11_robIdx <= io_enqRobIdx;
if (_GEN_395) begin
entries_11_addr <= io_addr;
entries_11_size <= io_size;
end
if (_GEN_414)
entries_11_data <= io_data;
if (_GEN_368)
entries_12_robIdx <= io_enqRobIdx;
if (_GEN_397) begin
entries_12_addr <= io_addr;
entries_12_size <= io_size;
end
if (_GEN_415)
entries_12_data <= io_data;
if (_GEN_369)
entries_13_robIdx <= io_enqRobIdx;
if (_GEN_399) begin
entries_13_addr <= io_addr;
entries_13_size <= io_size;
end
if (_GEN_416)
entries_13_data <= io_data;
if (_GEN_370)
entries_14_robIdx <= io_enqRobIdx;
if (_GEN_401) begin
entries_14_addr <= io_addr;
entries_14_size <= io_size;
end
if (_GEN_417)
entries_14_data <= io_data;
if (_GEN_371)
entries_15_robIdx <= io_enqRobIdx;
if (_GEN_402) begin
entries_15_addr <= io_addr;
entries_15_size <= io_size;
end
if (_GEN_418)
entries_15_data <= io_data;
end
entries_0_addrValid <= ~io_flush & (_GEN_373 | ~_GEN_356 & entries_0_addrValid);
entries_0_dataValid <= ~io_flush & (_GEN_403 | ~_GEN_356 & entries_0_dataValid);
entries_0_committed <=
~io_flush
& (io_commitValid & entries_0_valid & entries_0_robIdx == io_commitRobIdx
| ~_GEN_356 & entries_0_committed);
entries_1_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'h1) & (_GEN_357 | entries_1_valid);
entries_1_addrValid <= ~io_flush & (_GEN_375 | ~_GEN_357 & entries_1_addrValid);
entries_1_dataValid <= ~io_flush & (_GEN_404 | ~_GEN_357 & entries_1_dataValid);
entries_1_committed <=
~io_flush
& (io_commitValid & entries_1_valid & entries_1_robIdx == io_commitRobIdx
| ~_GEN_357 & entries_1_committed);
entries_2_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'h2) & (_GEN_358 | entries_2_valid);
entries_2_addrValid <= ~io_flush & (_GEN_377 | ~_GEN_358 & entries_2_addrValid);
entries_2_dataValid <= ~io_flush & (_GEN_405 | ~_GEN_358 & entries_2_dataValid);
entries_2_committed <=
~io_flush
& (io_commitValid & entries_2_valid & entries_2_robIdx == io_commitRobIdx
| ~_GEN_358 & entries_2_committed);
entries_3_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'h3) & (_GEN_359 | entries_3_valid);
entries_3_addrValid <= ~io_flush & (_GEN_379 | ~_GEN_359 & entries_3_addrValid);
entries_3_dataValid <= ~io_flush & (_GEN_406 | ~_GEN_359 & entries_3_dataValid);
entries_3_committed <=
~io_flush
& (io_commitValid & entries_3_valid & entries_3_robIdx == io_commitRobIdx
| ~_GEN_359 & entries_3_committed);
entries_4_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'h4) & (_GEN_360 | entries_4_valid);
entries_4_addrValid <= ~io_flush & (_GEN_381 | ~_GEN_360 & entries_4_addrValid);
entries_4_dataValid <= ~io_flush & (_GEN_407 | ~_GEN_360 & entries_4_dataValid);
entries_4_committed <=
~io_flush
& (io_commitValid & entries_4_valid & entries_4_robIdx == io_commitRobIdx
| ~_GEN_360 & entries_4_committed);
entries_5_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'h5) & (_GEN_361 | entries_5_valid);
entries_5_addrValid <= ~io_flush & (_GEN_383 | ~_GEN_361 & entries_5_addrValid);
entries_5_dataValid <= ~io_flush & (_GEN_408 | ~_GEN_361 & entries_5_dataValid);
entries_5_committed <=
~io_flush
& (io_commitValid & entries_5_valid & entries_5_robIdx == io_commitRobIdx
| ~_GEN_361 & entries_5_committed);
entries_6_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'h6) & (_GEN_362 | entries_6_valid);
entries_6_addrValid <= ~io_flush & (_GEN_385 | ~_GEN_362 & entries_6_addrValid);
entries_6_dataValid <= ~io_flush & (_GEN_409 | ~_GEN_362 & entries_6_dataValid);
entries_6_committed <=
~io_flush
& (io_commitValid & entries_6_valid & entries_6_robIdx == io_commitRobIdx
| ~_GEN_362 & entries_6_committed);
entries_7_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'h7) & (_GEN_363 | entries_7_valid);
entries_7_addrValid <= ~io_flush & (_GEN_387 | ~_GEN_363 & entries_7_addrValid);
entries_7_dataValid <= ~io_flush & (_GEN_410 | ~_GEN_363 & entries_7_dataValid);
entries_7_committed <=
~io_flush
& (io_commitValid & entries_7_valid & entries_7_robIdx == io_commitRobIdx
| ~_GEN_363 & entries_7_committed);
entries_8_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'h8) & (_GEN_364 | entries_8_valid);
entries_8_addrValid <= ~io_flush & (_GEN_389 | ~_GEN_364 & entries_8_addrValid);
entries_8_dataValid <= ~io_flush & (_GEN_411 | ~_GEN_364 & entries_8_dataValid);
entries_8_committed <=
~io_flush
& (io_commitValid & entries_8_valid & entries_8_robIdx == io_commitRobIdx
| ~_GEN_364 & entries_8_committed);
entries_9_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'h9) & (_GEN_365 | entries_9_valid);
entries_9_addrValid <= ~io_flush & (_GEN_391 | ~_GEN_365 & entries_9_addrValid);
entries_9_dataValid <= ~io_flush & (_GEN_412 | ~_GEN_365 & entries_9_dataValid);
entries_9_committed <=
~io_flush
& (io_commitValid & entries_9_valid & entries_9_robIdx == io_commitRobIdx
| ~_GEN_365 & entries_9_committed);
entries_10_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'hA) & (_GEN_366 | entries_10_valid);
entries_10_addrValid <= ~io_flush & (_GEN_393 | ~_GEN_366 & entries_10_addrValid);
entries_10_dataValid <= ~io_flush & (_GEN_413 | ~_GEN_366 & entries_10_dataValid);
entries_10_committed <=
~io_flush
& (io_commitValid & entries_10_valid & entries_10_robIdx == io_commitRobIdx
| ~_GEN_366 & entries_10_committed);
entries_11_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'hB) & (_GEN_367 | entries_11_valid);
entries_11_addrValid <= ~io_flush & (_GEN_395 | ~_GEN_367 & entries_11_addrValid);
entries_11_dataValid <= ~io_flush & (_GEN_414 | ~_GEN_367 & entries_11_dataValid);
entries_11_committed <=
~io_flush
& (io_commitValid & entries_11_valid & entries_11_robIdx == io_commitRobIdx
| ~_GEN_367 & entries_11_committed);
entries_12_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'hC) & (_GEN_368 | entries_12_valid);
entries_12_addrValid <= ~io_flush & (_GEN_397 | ~_GEN_368 & entries_12_addrValid);
entries_12_dataValid <= ~io_flush & (_GEN_415 | ~_GEN_368 & entries_12_dataValid);
entries_12_committed <=
~io_flush
& (io_commitValid & entries_12_valid & entries_12_robIdx == io_commitRobIdx
| ~_GEN_368 & entries_12_committed);
entries_13_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'hD) & (_GEN_369 | entries_13_valid);
entries_13_addrValid <= ~io_flush & (_GEN_399 | ~_GEN_369 & entries_13_addrValid);
entries_13_dataValid <= ~io_flush & (_GEN_416 | ~_GEN_369 & entries_13_dataValid);
entries_13_committed <=
~io_flush
& (io_commitValid & entries_13_valid & entries_13_robIdx == io_commitRobIdx
| ~_GEN_369 & entries_13_committed);
entries_14_valid <=
~(io_flush | _GEN_419 & drainIdx == 4'hE) & (_GEN_370 | entries_14_valid);
entries_14_addrValid <= ~io_flush & (_GEN_401 | ~_GEN_370 & entries_14_addrValid);
entries_14_dataValid <= ~io_flush & (_GEN_417 | ~_GEN_370 & entries_14_dataValid);
entries_14_committed <=
~io_flush
& (io_commitValid & entries_14_valid & entries_14_robIdx == io_commitRobIdx
| ~_GEN_370 & entries_14_committed);
entries_15_valid <=
~(io_flush | _GEN_419 & (&drainIdx)) & (_GEN_371 | entries_15_valid);
entries_15_addrValid <= ~io_flush & (_GEN_402 | ~_GEN_371 & entries_15_addrValid);
entries_15_dataValid <= ~io_flush & (_GEN_418 | ~_GEN_371 & entries_15_dataValid);
entries_15_committed <=
~io_flush
& (io_commitValid & entries_15_valid & entries_15_robIdx == io_commitRobIdx
| ~_GEN_371 & entries_15_committed);
end
end // always @(posedge)
assign io_enqIdx = enqIdx;
assign io_forwardValid = io_forwardValid_0;
assign io_forwardData =
{_GEN_351[io_loadAddr[2:0] - 3'h1],
_GEN_351[io_loadAddr[2:0] - 3'h2],
_GEN_351[io_loadAddr[2:0] - 3'h3],
_GEN_351[io_loadAddr[2:0] - 3'h4],
_GEN_351[io_loadAddr[2:0] + 3'h3],
_GEN_351[io_loadAddr[2:0] + 3'h2],
_GEN_351[io_loadAddr[2:0] + 3'h1],
_GEN_351[io_loadAddr[2:0]]};
assign io_forwardBlock = (|_overlaps_T_416) & ~io_forwardValid_0;
assign io_olderStoreValid =
|{olderVec_15,
olderVec_14,
olderVec_13,
olderVec_12,
olderVec_11,
olderVec_10,
olderVec_9,
olderVec_8,
olderVec_7,
olderVec_6,
olderVec_5,
olderVec_4,
olderVec_3,
olderVec_2,
olderVec_1,
olderVec_0};
assign io_drainValid = |_io_drainValid_T;
assign io_drain_addr = _GEN_352[drainIdx];
assign io_drain_data = _GEN_353[drainIdx];
assign io_drain_size = _GEN_354[drainIdx];
endmodule
Reference in New Issue View Git Blame Copy Permalink