fix: pass remaining riscv isa tests
This commit is contained in:
@@ -11,6 +11,10 @@ module LoadQueue(
|
||||
input [2:0] io_size,
|
||||
input io_complete,
|
||||
input [3:0] io_completeIdx,
|
||||
input io_commitValid_0,
|
||||
io_commitValid_1,
|
||||
input [5:0] io_commitRobIdx_0,
|
||||
io_commitRobIdx_1,
|
||||
input io_storeAddrValid,
|
||||
input [5:0] io_storeRobIdx,
|
||||
input [63:0] io_storeAddr,
|
||||
@@ -155,13 +159,30 @@ module LoadQueue(
|
||||
|(_enqIdx_T_1[6:3]),
|
||||
|(_enqIdx_T_3[2:1]),
|
||||
_enqIdx_T_3[2] | _enqIdx_T_3[0]};
|
||||
wire [5:0] _youngerLoad_diff_T = entries_0_robIdx - io_storeRobIdx;
|
||||
wire _violationVec_15_bm_T = io_storeSize == 3'h0;
|
||||
wire _violationVec_15_bm_T_2 = io_storeSize == 3'h1;
|
||||
wire _violationVec_15_bm_T_4 = io_storeSize == 3'h2;
|
||||
wire _violationVec_15_bm_T_6 = io_storeSize == 3'h3;
|
||||
wire [5:0] _youngerLoad_diff_T_1 = entries_1_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_2 = entries_2_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_3 = entries_3_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_4 = entries_4_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_5 = entries_5_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_6 = entries_6_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_7 = entries_7_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_8 = entries_8_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_9 = entries_9_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_10 = entries_10_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_11 = entries_11_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_12 = entries_12_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_13 = entries_13_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_14 = entries_14_robIdx - io_storeRobIdx;
|
||||
wire [5:0] _youngerLoad_diff_T_15 = entries_15_robIdx - io_storeRobIdx;
|
||||
wire [15:0] _io_violation_T =
|
||||
{io_storeAddrValid & entries_15_valid & entries_15_completed & entries_15_addrValid
|
||||
& entries_15_robIdx > io_storeRobIdx & entries_15_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_15) & ~(_youngerLoad_diff_T_15[5])
|
||||
& entries_15_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_15_addr[2:0]
|
||||
| (entries_15_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -179,7 +200,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_15_addr[2:0],
|
||||
io_storeAddrValid & entries_14_valid & entries_14_completed & entries_14_addrValid
|
||||
& entries_14_robIdx > io_storeRobIdx & entries_14_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_14) & ~(_youngerLoad_diff_T_14[5])
|
||||
& entries_14_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_14_addr[2:0]
|
||||
| (entries_14_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -197,7 +219,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_14_addr[2:0],
|
||||
io_storeAddrValid & entries_13_valid & entries_13_completed & entries_13_addrValid
|
||||
& entries_13_robIdx > io_storeRobIdx & entries_13_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_13) & ~(_youngerLoad_diff_T_13[5])
|
||||
& entries_13_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_13_addr[2:0]
|
||||
| (entries_13_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -215,7 +238,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_13_addr[2:0],
|
||||
io_storeAddrValid & entries_12_valid & entries_12_completed & entries_12_addrValid
|
||||
& entries_12_robIdx > io_storeRobIdx & entries_12_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_12) & ~(_youngerLoad_diff_T_12[5])
|
||||
& entries_12_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_12_addr[2:0]
|
||||
| (entries_12_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -233,7 +257,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_12_addr[2:0],
|
||||
io_storeAddrValid & entries_11_valid & entries_11_completed & entries_11_addrValid
|
||||
& entries_11_robIdx > io_storeRobIdx & entries_11_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_11) & ~(_youngerLoad_diff_T_11[5])
|
||||
& entries_11_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_11_addr[2:0]
|
||||
| (entries_11_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -251,7 +276,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_11_addr[2:0],
|
||||
io_storeAddrValid & entries_10_valid & entries_10_completed & entries_10_addrValid
|
||||
& entries_10_robIdx > io_storeRobIdx & entries_10_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_10) & ~(_youngerLoad_diff_T_10[5])
|
||||
& entries_10_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_10_addr[2:0]
|
||||
| (entries_10_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -269,7 +295,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_10_addr[2:0],
|
||||
io_storeAddrValid & entries_9_valid & entries_9_completed & entries_9_addrValid
|
||||
& entries_9_robIdx > io_storeRobIdx & entries_9_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_9) & ~(_youngerLoad_diff_T_9[5])
|
||||
& entries_9_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_9_addr[2:0]
|
||||
| (entries_9_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -287,7 +314,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_9_addr[2:0],
|
||||
io_storeAddrValid & entries_8_valid & entries_8_completed & entries_8_addrValid
|
||||
& entries_8_robIdx > io_storeRobIdx & entries_8_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_8) & ~(_youngerLoad_diff_T_8[5])
|
||||
& entries_8_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_8_addr[2:0]
|
||||
| (entries_8_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -305,7 +333,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_8_addr[2:0],
|
||||
io_storeAddrValid & entries_7_valid & entries_7_completed & entries_7_addrValid
|
||||
& entries_7_robIdx > io_storeRobIdx & entries_7_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_7) & ~(_youngerLoad_diff_T_7[5])
|
||||
& entries_7_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_7_addr[2:0]
|
||||
| (entries_7_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -323,7 +352,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_7_addr[2:0],
|
||||
io_storeAddrValid & entries_6_valid & entries_6_completed & entries_6_addrValid
|
||||
& entries_6_robIdx > io_storeRobIdx & entries_6_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_6) & ~(_youngerLoad_diff_T_6[5])
|
||||
& entries_6_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_6_addr[2:0]
|
||||
| (entries_6_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -341,7 +371,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_6_addr[2:0],
|
||||
io_storeAddrValid & entries_5_valid & entries_5_completed & entries_5_addrValid
|
||||
& entries_5_robIdx > io_storeRobIdx & entries_5_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_5) & ~(_youngerLoad_diff_T_5[5])
|
||||
& entries_5_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_5_addr[2:0]
|
||||
| (entries_5_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -359,7 +390,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_5_addr[2:0],
|
||||
io_storeAddrValid & entries_4_valid & entries_4_completed & entries_4_addrValid
|
||||
& entries_4_robIdx > io_storeRobIdx & entries_4_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_4) & ~(_youngerLoad_diff_T_4[5])
|
||||
& entries_4_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_4_addr[2:0]
|
||||
| (entries_4_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -377,7 +409,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_4_addr[2:0],
|
||||
io_storeAddrValid & entries_3_valid & entries_3_completed & entries_3_addrValid
|
||||
& entries_3_robIdx > io_storeRobIdx & entries_3_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_3) & ~(_youngerLoad_diff_T_3[5])
|
||||
& entries_3_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_3_addr[2:0]
|
||||
| (entries_3_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -395,7 +428,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_3_addr[2:0],
|
||||
io_storeAddrValid & entries_2_valid & entries_2_completed & entries_2_addrValid
|
||||
& entries_2_robIdx > io_storeRobIdx & entries_2_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_2) & ~(_youngerLoad_diff_T_2[5])
|
||||
& entries_2_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_2_addr[2:0]
|
||||
| (entries_2_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -413,7 +447,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_2_addr[2:0],
|
||||
io_storeAddrValid & entries_1_valid & entries_1_completed & entries_1_addrValid
|
||||
& entries_1_robIdx > io_storeRobIdx & entries_1_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T_1) & ~(_youngerLoad_diff_T_1[5])
|
||||
& entries_1_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_1_addr[2:0]
|
||||
| (entries_1_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -431,7 +466,8 @@ module LoadQueue(
|
||||
? 3'h1
|
||||
: _violationVec_15_bm_T ? 3'h0 : 3'h7)) >= entries_1_addr[2:0],
|
||||
io_storeAddrValid & entries_0_valid & entries_0_completed & entries_0_addrValid
|
||||
& entries_0_robIdx > io_storeRobIdx & entries_0_addr[63:3] == io_storeAddr[63:3]
|
||||
& (|_youngerLoad_diff_T) & ~(_youngerLoad_diff_T[5])
|
||||
& entries_0_addr[63:3] == io_storeAddr[63:3]
|
||||
& (entries_0_addr[2:0]
|
||||
| (entries_0_size == 3'h3
|
||||
? 3'h7
|
||||
@@ -630,7 +666,10 @@ module LoadQueue(
|
||||
_GEN_29 = io_addrValid & io_addrIdx == 4'hD;
|
||||
_GEN_30 = io_addrValid & io_addrIdx == 4'hE;
|
||||
_GEN_31 = io_addrValid & (&io_addrIdx);
|
||||
entries_0_valid <= ~io_flush & (_GEN_0 | entries_0_valid);
|
||||
entries_0_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_0_valid
|
||||
& entries_0_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_0_valid
|
||||
& entries_0_robIdx == io_commitRobIdx_0) & (_GEN_0 | entries_0_valid);
|
||||
if (io_flush) begin
|
||||
entries_0_robIdx <= 6'h0;
|
||||
entries_0_addr <= 64'h0;
|
||||
@@ -783,77 +822,122 @@ module LoadQueue(
|
||||
entries_0_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'h0 | ~_GEN_0 & entries_0_completed);
|
||||
entries_1_valid <= ~io_flush & (_GEN_1 | entries_1_valid);
|
||||
entries_1_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_1_valid
|
||||
& entries_1_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_1_valid
|
||||
& entries_1_robIdx == io_commitRobIdx_0) & (_GEN_1 | entries_1_valid);
|
||||
entries_1_addrValid <= ~io_flush & (_GEN_17 | ~_GEN_1 & entries_1_addrValid);
|
||||
entries_1_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'h1 | ~_GEN_1 & entries_1_completed);
|
||||
entries_2_valid <= ~io_flush & (_GEN_2 | entries_2_valid);
|
||||
entries_2_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_2_valid
|
||||
& entries_2_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_2_valid
|
||||
& entries_2_robIdx == io_commitRobIdx_0) & (_GEN_2 | entries_2_valid);
|
||||
entries_2_addrValid <= ~io_flush & (_GEN_18 | ~_GEN_2 & entries_2_addrValid);
|
||||
entries_2_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'h2 | ~_GEN_2 & entries_2_completed);
|
||||
entries_3_valid <= ~io_flush & (_GEN_3 | entries_3_valid);
|
||||
entries_3_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_3_valid
|
||||
& entries_3_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_3_valid
|
||||
& entries_3_robIdx == io_commitRobIdx_0) & (_GEN_3 | entries_3_valid);
|
||||
entries_3_addrValid <= ~io_flush & (_GEN_19 | ~_GEN_3 & entries_3_addrValid);
|
||||
entries_3_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'h3 | ~_GEN_3 & entries_3_completed);
|
||||
entries_4_valid <= ~io_flush & (_GEN_4 | entries_4_valid);
|
||||
entries_4_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_4_valid
|
||||
& entries_4_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_4_valid
|
||||
& entries_4_robIdx == io_commitRobIdx_0) & (_GEN_4 | entries_4_valid);
|
||||
entries_4_addrValid <= ~io_flush & (_GEN_20 | ~_GEN_4 & entries_4_addrValid);
|
||||
entries_4_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'h4 | ~_GEN_4 & entries_4_completed);
|
||||
entries_5_valid <= ~io_flush & (_GEN_5 | entries_5_valid);
|
||||
entries_5_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_5_valid
|
||||
& entries_5_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_5_valid
|
||||
& entries_5_robIdx == io_commitRobIdx_0) & (_GEN_5 | entries_5_valid);
|
||||
entries_5_addrValid <= ~io_flush & (_GEN_21 | ~_GEN_5 & entries_5_addrValid);
|
||||
entries_5_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'h5 | ~_GEN_5 & entries_5_completed);
|
||||
entries_6_valid <= ~io_flush & (_GEN_6 | entries_6_valid);
|
||||
entries_6_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_6_valid
|
||||
& entries_6_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_6_valid
|
||||
& entries_6_robIdx == io_commitRobIdx_0) & (_GEN_6 | entries_6_valid);
|
||||
entries_6_addrValid <= ~io_flush & (_GEN_22 | ~_GEN_6 & entries_6_addrValid);
|
||||
entries_6_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'h6 | ~_GEN_6 & entries_6_completed);
|
||||
entries_7_valid <= ~io_flush & (_GEN_7 | entries_7_valid);
|
||||
entries_7_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_7_valid
|
||||
& entries_7_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_7_valid
|
||||
& entries_7_robIdx == io_commitRobIdx_0) & (_GEN_7 | entries_7_valid);
|
||||
entries_7_addrValid <= ~io_flush & (_GEN_23 | ~_GEN_7 & entries_7_addrValid);
|
||||
entries_7_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'h7 | ~_GEN_7 & entries_7_completed);
|
||||
entries_8_valid <= ~io_flush & (_GEN_8 | entries_8_valid);
|
||||
entries_8_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_8_valid
|
||||
& entries_8_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_8_valid
|
||||
& entries_8_robIdx == io_commitRobIdx_0) & (_GEN_8 | entries_8_valid);
|
||||
entries_8_addrValid <= ~io_flush & (_GEN_24 | ~_GEN_8 & entries_8_addrValid);
|
||||
entries_8_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'h8 | ~_GEN_8 & entries_8_completed);
|
||||
entries_9_valid <= ~io_flush & (_GEN_9 | entries_9_valid);
|
||||
entries_9_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_9_valid
|
||||
& entries_9_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_9_valid
|
||||
& entries_9_robIdx == io_commitRobIdx_0) & (_GEN_9 | entries_9_valid);
|
||||
entries_9_addrValid <= ~io_flush & (_GEN_25 | ~_GEN_9 & entries_9_addrValid);
|
||||
entries_9_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'h9 | ~_GEN_9 & entries_9_completed);
|
||||
entries_10_valid <= ~io_flush & (_GEN_10 | entries_10_valid);
|
||||
entries_10_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_10_valid
|
||||
& entries_10_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_10_valid
|
||||
& entries_10_robIdx == io_commitRobIdx_0) & (_GEN_10 | entries_10_valid);
|
||||
entries_10_addrValid <= ~io_flush & (_GEN_26 | ~_GEN_10 & entries_10_addrValid);
|
||||
entries_10_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'hA | ~_GEN_10 & entries_10_completed);
|
||||
entries_11_valid <= ~io_flush & (_GEN_11 | entries_11_valid);
|
||||
entries_11_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_11_valid
|
||||
& entries_11_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_11_valid
|
||||
& entries_11_robIdx == io_commitRobIdx_0) & (_GEN_11 | entries_11_valid);
|
||||
entries_11_addrValid <= ~io_flush & (_GEN_27 | ~_GEN_11 & entries_11_addrValid);
|
||||
entries_11_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'hB | ~_GEN_11 & entries_11_completed);
|
||||
entries_12_valid <= ~io_flush & (_GEN_12 | entries_12_valid);
|
||||
entries_12_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_12_valid
|
||||
& entries_12_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_12_valid
|
||||
& entries_12_robIdx == io_commitRobIdx_0) & (_GEN_12 | entries_12_valid);
|
||||
entries_12_addrValid <= ~io_flush & (_GEN_28 | ~_GEN_12 & entries_12_addrValid);
|
||||
entries_12_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'hC | ~_GEN_12 & entries_12_completed);
|
||||
entries_13_valid <= ~io_flush & (_GEN_13 | entries_13_valid);
|
||||
entries_13_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_13_valid
|
||||
& entries_13_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_13_valid
|
||||
& entries_13_robIdx == io_commitRobIdx_0) & (_GEN_13 | entries_13_valid);
|
||||
entries_13_addrValid <= ~io_flush & (_GEN_29 | ~_GEN_13 & entries_13_addrValid);
|
||||
entries_13_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'hD | ~_GEN_13 & entries_13_completed);
|
||||
entries_14_valid <= ~io_flush & (_GEN_14 | entries_14_valid);
|
||||
entries_14_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_14_valid
|
||||
& entries_14_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_14_valid
|
||||
& entries_14_robIdx == io_commitRobIdx_0) & (_GEN_14 | entries_14_valid);
|
||||
entries_14_addrValid <= ~io_flush & (_GEN_30 | ~_GEN_14 & entries_14_addrValid);
|
||||
entries_14_completed <=
|
||||
~io_flush
|
||||
& (io_complete & io_completeIdx == 4'hE | ~_GEN_14 & entries_14_completed);
|
||||
entries_15_valid <= ~io_flush & (_GEN_15 | entries_15_valid);
|
||||
entries_15_valid <=
|
||||
~(io_flush | io_commitValid_1 & entries_15_valid
|
||||
& entries_15_robIdx == io_commitRobIdx_1 | io_commitValid_0 & entries_15_valid
|
||||
& entries_15_robIdx == io_commitRobIdx_0) & (_GEN_15 | entries_15_valid);
|
||||
entries_15_addrValid <= ~io_flush & (_GEN_31 | ~_GEN_15 & entries_15_addrValid);
|
||||
entries_15_completed <=
|
||||
~io_flush & (io_complete & (&io_completeIdx) | ~_GEN_15 & entries_15_completed);
|
||||
|
||||
Reference in New Issue
Block a user