6 lines
190 B
Plaintext
6 lines
190 B
Plaintext
# load design
|
|
read_verilog -sv -I../../rtl -I../../rtl/libs -I../../rtl/interfaces -I../../rtl/cache -I../../rtl/shared_memory -I../../rtl/pipe_regs ../../rtl/Vortex.v
|
|
|
|
# dump diagram
|
|
show
|