64 lines
1.8 KiB
Verilog
64 lines
1.8 KiB
Verilog
`include "VX_platform.vh"
|
|
|
|
module VX_fair_arbiter #(
|
|
parameter NUM_REQS = 1,
|
|
parameter LOCK_ENABLE = 0,
|
|
parameter LOG_NUM_REQS = $clog2(NUM_REQS)
|
|
) (
|
|
input wire clk,
|
|
input wire reset,
|
|
input wire [NUM_REQS-1:0] requests,
|
|
input wire enable,
|
|
output wire [LOG_NUM_REQS-1:0] grant_index,
|
|
output wire [NUM_REQS-1:0] grant_onehot,
|
|
output wire grant_valid
|
|
);
|
|
|
|
if (NUM_REQS == 1) begin
|
|
|
|
`UNUSED_VAR (clk)
|
|
`UNUSED_VAR (reset)
|
|
assign grant_index = 0;
|
|
assign grant_onehot = requests;
|
|
assign grant_valid = requests[0];
|
|
|
|
end else begin
|
|
|
|
reg [NUM_REQS-1:0] remaining;
|
|
wire [NUM_REQS-1:0] remaining_next;
|
|
wire [NUM_REQS-1:0] requests_use;
|
|
reg use_buffer;
|
|
|
|
always @(posedge clk) begin
|
|
if (reset) begin
|
|
remaining <= 0;
|
|
use_buffer <= 0;
|
|
end else if (!LOCK_ENABLE || enable) begin
|
|
remaining <= remaining_next;
|
|
use_buffer <= (remaining_next != 0);
|
|
end
|
|
end
|
|
|
|
assign requests_use = use_buffer ? remaining : requests;
|
|
|
|
VX_priority_encoder #(
|
|
.N(NUM_REQS)
|
|
) priority_encoder (
|
|
.data_in (requests_use),
|
|
.data_out (grant_index),
|
|
.valid_out (grant_valid)
|
|
);
|
|
|
|
reg [NUM_REQS-1:0] grant_onehot_r;
|
|
always @(*) begin
|
|
grant_onehot_r = NUM_REQS'(0);
|
|
grant_onehot_r[grant_index] = 1;
|
|
end
|
|
|
|
assign remaining_next = requests_use & ~grant_onehot_r;
|
|
|
|
assign grant_onehot = grant_onehot_r;
|
|
end
|
|
|
|
endmodule
|