wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
d14e05e748efde12dfe17001d125bd3d77f03e9c
vortex/tests/riscv/isa64
History
Santosh Srivatsan 885bb58ca9 Merged RV64IMFD extensions to master branch
2021-12-11 17:06:29 -05:00
..
Makefile
Merged RV64IMFD extensions to master branch
2021-12-11 17:06:29 -05:00
rv64ud-p-fadd.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64ud-p-fclass.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64ud-p-fcmp.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64ud-p-fcvt_w.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64ud-p-fcvt.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64ud-p-fdiv.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64ud-p-fmadd.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64ud-p-fmin.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64ud-p-ldst.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64ud-p-move.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64ud-p-recoding.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64ud-p-structural.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64uf-p-fadd.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64uf-p-fclass.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64uf-p-fcmp.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64uf-p-fcvt_w.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64uf-p-fcvt.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64uf-p-fdiv.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64uf-p-fmadd.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64uf-p-fmin.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64uf-p-ldst.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64uf-p-move.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64uf-p-recoding.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64ui-p-add.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-addi.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-addiw.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-addw.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-and.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-andi.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-auipc.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-beq.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-bge.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-bgeu.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-blt.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-bltu.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-bne.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-fence_i.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-jal.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-jalr.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-lb.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-lbu.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-ld.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-lh.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-lhu.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-lui.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-lw.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-lwu.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-or.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-ori.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-sb.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-sd.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-sh.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-simple.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-sll.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-slli.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-slliw.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-sllw.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-slt.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-slti.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-sltiu.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-sltu.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-sra.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-srai.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-sraiw.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-sraw.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-srl.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-srli.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-srliw.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-srlw.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-sub.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-subw.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-sw.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-xor.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64ui-p-xori.hex
Added isa tests
2021-11-27 12:37:29 -05:00
rv64um-p-div.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64um-p-divu.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64um-p-divuw.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64um-p-divw.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64um-p-mul.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64um-p-mulh.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64um-p-mulhsu.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64um-p-mulhu.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64um-p-mulw.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64um-p-rem.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64um-p-remu.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64um-p-remuw.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00
rv64um-p-remw.hex
Renamed simX to simx and added 64-bit riscv-tests
2021-12-10 16:56:12 -05:00