Files
vortex/hw/rtl
Hansung Kim 9651cc6bc5 Fix wrong dcache tag width in wrapper
Need to use DCACHE_NOSM_TAG_WIDTH instead of DCACHE_TAG_WIDTH; otherwise, the
`ASSIGN_VX_MEM_BUS_IF macro in VX_smem_unit.sv does assignment of packed structs
with different widths for the tag field, resulting in misaligned bit error.
This results in wrong memory addresses for the core requests.
2023-11-17 17:12:41 -08:00
..
2023-10-19 20:51:22 -07:00
2023-10-19 20:51:22 -07:00
2023-11-05 18:51:31 -08:00
2020-04-14 06:35:20 -04:00
2023-10-19 20:51:22 -07:00
2023-11-03 08:36:28 -04:00
2023-10-19 20:51:22 -07:00