22 lines
618 B
Verilog
22 lines
618 B
Verilog
`ifndef VX_DCACHE_REQ_IF
|
|
`define VX_DCACHE_REQ_IF
|
|
|
|
`include "../cache/VX_cache_define.vh"
|
|
|
|
interface VX_dcache_req_if #(
|
|
parameter NUM_REQS = 1,
|
|
parameter WORD_SIZE = 1,
|
|
parameter TAG_WIDTH = 1
|
|
) ();
|
|
|
|
wire [NUM_REQS-1:0] valid;
|
|
wire [NUM_REQS-1:0] rw;
|
|
wire [NUM_REQS-1:0][WORD_SIZE-1:0] byteen;
|
|
wire [NUM_REQS-1:0][`WORD_ADDR_WIDTH-1:0] addr;
|
|
wire [NUM_REQS-1:0][`WORD_WIDTH-1:0] data;
|
|
wire [NUM_REQS-1:0][TAG_WIDTH-1:0] tag;
|
|
wire [NUM_REQS-1:0] ready;
|
|
|
|
endinterface
|
|
|
|
`endif |