13 lines
173 B
Verilog
13 lines
173 B
Verilog
`ifndef VX_JOIN_IF
|
|
`define VX_JOIN_IF
|
|
|
|
`include "VX_define.vh"
|
|
|
|
interface VX_join_if ();
|
|
|
|
wire is_join;
|
|
wire [`NW_BITS-1:0] wid;
|
|
|
|
endinterface
|
|
|
|
`endif |