wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
58db00f55585e797a968f02888f2dde7c34ffb90
vortex/rtl
History
felsabbagh3 58db00f555 Fixed some other timing issues
2020-03-03 21:15:44 -08:00
..
cache
remove async reset for FPGA synthesis
2020-02-19 23:19:05 -05:00
compat
Make ALU div/mul pipelines longer and support logic element multiplication mode for better long pipeline performance
2020-02-22 20:16:13 -05:00
interfaces
Merge branch 'master' into fpga_synthesis
2020-02-18 03:34:38 -05:00
modelsim
8Warp 32Threads for GTCAD synthesis
2019-11-21 23:51:11 -05:00
pipe_regs
Warps/Threads Parameterization
2019-11-21 01:15:21 -05:00
quartus
Add multi-cycle compat module and use it in ALU
2020-02-21 22:08:09 -05:00
shared_memory
fix shared mem ram inference
2020-02-20 15:59:23 -05:00
simulate
+Added icache stage -- 3rd case of AUIPC os broken?
2020-03-01 18:01:02 -08:00
VX_cache
Finished cache, dram imp + interfaces left
2020-03-03 19:42:33 -08:00
.DS_Store
New RF with Evaluation
2019-09-11 01:04:23 -04:00
byte_enabled_simple_dual_port_ram.v
Add ram async clear port fix for fpga RAM inference
2020-02-06 13:07:50 -05:00
Makefile
Everything except bank internals
2020-03-02 23:08:54 -08:00
results.txt
CACHE FINALLY WORKING
2019-10-25 04:01:23 -04:00
Vortex.v
Merge branch 'master' into fpga_synthesis
2020-02-18 03:34:38 -05:00
VX_alu.v
Make ALU div/mul pipelines longer and support logic element multiplication mode for better long pipeline performance
2020-02-22 20:16:13 -05:00
VX_back_end.v
Merge branch 'master' into fpga_synthesis
2020-02-18 03:34:38 -05:00
VX_countones.v
Modelsim Makefile compile + simulate - DPI
2019-10-26 19:01:49 -04:00
VX_csr_data.v
verilator does not support delayed assignment in a loop
2020-02-18 13:38:17 -05:00
VX_csr_handler.v
New Warp Scheduler + VCD Enable
2019-09-15 00:12:41 -04:00
VX_csr_pipe.v
Fix issues quartus synthesis issues
2020-02-18 13:24:18 -05:00
VX_csr_wrapper.v
SystemVerilog tweaks to appease Quartus and make Quartus synthesis work
2020-01-24 06:10:24 -05:00
VX_decode.v
Added CSRs, some Load unit tests are failing
2020-02-17 22:22:27 -08:00
VX_define_synth.v
reverted to 4 thread configuration
2019-11-22 00:13:55 -05:00
VX_define.v
Fixed Verilator
2020-02-17 19:36:00 -08:00
VX_dmem_controller.v
Shared Memory Implemented
2019-11-13 10:06:13 -05:00
VX_execute_unit.v
Fixed incorrect valid and'ing in execute
2020-03-03 20:57:20 -08:00
VX_fetch.v
Fixed some other timing issues
2020-03-03 21:15:44 -08:00
VX_front_end.v
+Added icache stage -- 3rd case of AUIPC os broken?
2020-03-01 18:01:02 -08:00
VX_generic_priority_encoder.v
Cleanup imports of VX_define
2020-02-04 10:57:32 -05:00
VX_generic_queue.v
Everything except bank internals
2020-03-02 23:08:54 -08:00
VX_generic_register.v
reset posedge
2019-10-21 11:34:12 -04:00
VX_generic_stack.v
Readded IPDOM stack + SPLIT/Join tested
2019-10-21 21:24:49 -04:00
VX_gpgpu_inst.v
SystemVerilog tweaks to appease Quartus and make Quartus synthesis work
2020-01-24 06:10:24 -05:00
VX_gpr_stage.v
Merge branch 'master' into fpga_synthesis
2020-02-18 03:35:12 -05:00
VX_gpr_wrapper.v
SystemVerilog tweaks to appease Quartus and make Quartus synthesis work
2020-01-24 06:10:24 -05:00
VX_gpr.v
8Warp 32Threads for GTCAD synthesis
2019-11-21 23:51:11 -05:00
VX_icache_stage.v
Fixed some other timing issues
2020-03-03 21:15:44 -08:00
VX_inst_multiplex.v
Merge branch 'master' into fpga_synthesis
2020-02-18 03:34:38 -05:00
VX_lsu_addr_gen.v
SystemVerilog tweaks to appease Quartus and make Quartus synthesis work
2020-01-24 06:10:24 -05:00
VX_lsu.v
SystemVerilog tweaks to appease Quartus and make Quartus synthesis work
2020-01-24 06:10:24 -05:00
VX_priority_encoder_w_mask.v
Cleanup imports of VX_define
2020-02-04 10:57:32 -05:00
VX_priority_encoder.v
Modelsim basic sim
2019-10-26 00:34:57 -04:00
VX_scheduler.v
Fixed incorrect valid and'ing in execute
2020-03-03 20:57:20 -08:00
VX_warp_scheduler.v
SystemVerilog tweaks to appease Quartus and make Quartus synthesis work
2020-01-24 06:10:24 -05:00
VX_warp.v
Cleanup imports of VX_define
2020-02-04 10:57:32 -05:00
VX_writeback.v
Merge branch 'master' into fpga_synthesis
2020-02-18 03:34:38 -05:00