72 lines
1.9 KiB
Verilog
72 lines
1.9 KiB
Verilog
`include "VX_cache_config.vh"
|
|
|
|
module VX_prefetcher #(
|
|
// Size of line inside a bank in bytes
|
|
parameter BANK_LINE_SIZE = 0,
|
|
// Size of a word in bytes
|
|
parameter WORD_SIZE = 0,
|
|
parameter PRFQ_SIZE = 1,
|
|
parameter PRFQ_STRIDE = 0
|
|
) (
|
|
input wire clk,
|
|
input wire reset,
|
|
|
|
input wire dram_req,
|
|
input wire[`DRAM_ADDR_WIDTH-1:0] dram_req_addr,
|
|
|
|
input wire pref_pop,
|
|
output wire pref_valid,
|
|
output wire[`DRAM_ADDR_WIDTH-1:0] pref_addr
|
|
|
|
);
|
|
reg[`LOG2UP(PRFQ_STRIDE):0] use_valid;
|
|
reg[`DRAM_ADDR_WIDTH-1:0] use_addr;
|
|
|
|
wire current_valid;
|
|
wire[`DRAM_ADDR_WIDTH-1:0] current_addr;
|
|
|
|
wire current_full;
|
|
wire current_empty;
|
|
|
|
assign current_valid = !current_empty;
|
|
|
|
wire update_use = ((use_valid == 0) || ((use_valid-1) == 0)) && current_valid;
|
|
|
|
VX_generic_queue #(
|
|
.DATAW(`DRAM_ADDR_WIDTH),
|
|
.SIZE(PRFQ_SIZE)
|
|
) pfq_queue (
|
|
.clk (clk),
|
|
.reset (reset),
|
|
|
|
.push (dram_req && !current_full && !pref_pop),
|
|
.data_in (dram_req_addr),
|
|
|
|
.pop (update_use),
|
|
.data_out(current_addr),
|
|
|
|
.empty (current_empty),
|
|
.full (current_full),
|
|
`UNUSED_PIN (size)
|
|
);
|
|
|
|
assign pref_valid = 0; // TODO use_valid != 0;
|
|
assign pref_addr = use_addr;
|
|
|
|
always @(posedge clk) begin
|
|
if (reset) begin
|
|
use_valid <= 0;
|
|
use_addr <= 0;
|
|
end else begin
|
|
if (update_use) begin
|
|
use_valid <= PRFQ_STRIDE;
|
|
use_addr <= current_addr + BANK_LINE_SIZE;
|
|
end else if (pref_valid && pref_pop) begin
|
|
use_valid <= use_valid - 1;
|
|
use_addr <= use_addr + BANK_LINE_SIZE;
|
|
end
|
|
end
|
|
end
|
|
|
|
endmodule
|