wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
4b7d871d626c63c6ca1a83372c5a7969187b63da
vortex/hw/syn/quartus
History
Blaise Tine 4b7d871d62 allowing partial cache request submissions, io bus support broken
2020-12-21 03:53:13 -08:00
..
cache
pipeline refactoring - fmax >= 222 mhz
2020-08-14 21:50:14 -07:00
core
pipeline refactoring - fmax >= 222 mhz
2020-08-14 21:50:14 -07:00
core8
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
pipeline
pipeline refactoring - fmax >= 222 mhz
2020-08-14 21:50:14 -07:00
top
moved apae sources into rtl/afu
2020-12-08 04:59:11 -08:00
top1
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
top2
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
top8
allowing partial cache request submissions, io bus support broken
2020-12-21 03:53:13 -08:00
vortex
pipeline refactoring - fmax >= 222 mhz
2020-08-14 21:50:14 -07:00
.gitignore
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
project.sdc
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
project.tcl
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
timing-html.tcl
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00