wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
461be0880dd0c10edf1984028d9d944f88dac31a
vortex/hw/rtl/interfaces
History
Blaise Tine 461be0880d fixed FPU-CSR data dependence
2020-11-25 09:05:38 -08:00
..
VX_alu_req_if.v
SCOPE update
2020-09-05 10:52:59 -07:00
VX_branch_ctl_if.v
pipeline refactoring - fmax >= 222 mhz
2020-08-14 21:50:14 -07:00
VX_cache_core_req_if.v
mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL
2020-09-19 14:45:42 -04:00
VX_cache_core_rsp_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_cache_dram_req_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_cache_dram_rsp_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_cache_snp_req_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_cache_snp_rsp_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_cmt_to_csr_if.v
fixed FPU-CSR data dependence
2020-11-25 09:05:38 -08:00
VX_commit_if.v
fixed FPU-CSR data dependence
2020-11-25 09:05:38 -08:00
VX_csr_io_req_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_csr_io_rsp_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_csr_req_if.v
SCOPE update
2020-09-05 10:52:59 -07:00
VX_decode_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_fpu_req_if.v
pipeline optimization: fixed GPR fanout delay to execute units
2020-11-07 02:01:21 -08:00
VX_fpu_to_cmt_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_fpu_to_csr_if.v
fixed FPU-CSR data dependence
2020-11-25 09:05:38 -08:00
VX_gpr_req_if.v
SCOPE update
2020-09-05 10:52:59 -07:00
VX_gpr_rsp_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_gpu_req_if.v
SCOPE update
2020-09-05 10:52:59 -07:00
VX_ifetch_req_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_ifetch_rsp_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_join_if.v
optimize warp_sched
2020-08-24 05:36:00 -07:00
VX_lsu_req_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_mul_req_if.v
SCOPE update
2020-09-05 10:52:59 -07:00
VX_warp_ctl_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_writeback_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00
VX_wstall_if.v
L2 and L1 using different block size support, RTLsim fixes, dram_rsp_ready optimization
2020-11-21 09:47:56 -08:00