459 lines
18 KiB
Plaintext
459 lines
18 KiB
Plaintext
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=2 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE=0 -DL3_ENABLE=0 -DPERF_ENABLE
|
|
make: Entering directory '/nethome/lcooper43/vortex-dev-old/driver/opae'
|
|
rm -rf libvortex.so *.o .depend
|
|
make: Leaving directory '/nethome/lcooper43/vortex-dev-old/driver/opae'
|
|
make: Entering directory '/nethome/lcooper43/vortex-dev-old/benchmarks/opencl/sgemm'
|
|
LD_LIBRARY_PATH=/opt/pocl/runtime/lib:/nethome/lcooper43/vortex-dev-old/driver/opae:/opt/opae/1.1.2/lib:/opt/inteldevstack/a10_gx_pac_ias_1_2_1_pv/opencl/opencl_bsp/linux64/lib:/opt/intelFPGA_pro/quartus_19.2.0b57/hld/host/linux64/lib:/opt/intelFPGA_pro/quartus_19.2.0b57/hld/linux64/lib: ./sgemm -n32
|
|
[VXDRV] DEVCAPS: version=0, num_cores=16, num_warps=4, num_threads=4
|
|
Create context
|
|
Create program from kernel source
|
|
Upload source buffers
|
|
Execute the kernel
|
|
Elapsed time: 4 ms
|
|
Download destination buffer
|
|
Verify result
|
|
PASSED!
|
|
PERF: core0: instrs=23498, cycles=16249, IPC=1.446120
|
|
PERF: core0: ibuffer stalls=2272
|
|
PERF: core0: scoreboard stalls=4197
|
|
PERF: core0: alu unit stalls=737
|
|
PERF: core0: lsu unit stalls=355
|
|
PERF: core0: csr unit stalls=0
|
|
PERF: core0: fpu unit stalls=3
|
|
PERF: core0: gpu unit stalls=0
|
|
PERF: core0: icache reads=6155
|
|
PERF: core0: icache read misses=73 (hit ratio=98%)
|
|
PERF: core0: icache pipeline stalls=2466
|
|
PERF: core0: icache reponse stalls=2272
|
|
PERF: core0: dcache reads=2862
|
|
PERF: core0: dcache writes=101
|
|
PERF: core0: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core0: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core0: dcache bank stalls=2189 (utilization=57%)
|
|
PERF: core0: dcache mshr stalls=2617
|
|
PERF: core0: dcache pipeline stalls=4967
|
|
PERF: core0: dcache reponse stalls=16
|
|
PERF: core0: smem reads=538
|
|
PERF: core0: smem writes=447
|
|
PERF: core0: smem bank stalls=0 (utilization=100%)
|
|
PERF: core0: dram requests=226 (reads=125, writes=101)
|
|
PERF: core0: dram stalls=1211 (utilization=15%)
|
|
PERF: core0: dram average latency=31 cycles
|
|
PERF: core1: instrs=23498, cycles=16180, IPC=1.452287
|
|
PERF: core1: ibuffer stalls=2244
|
|
PERF: core1: scoreboard stalls=4144
|
|
PERF: core1: alu unit stalls=735
|
|
PERF: core1: lsu unit stalls=399
|
|
PERF: core1: csr unit stalls=0
|
|
PERF: core1: fpu unit stalls=1
|
|
PERF: core1: gpu unit stalls=0
|
|
PERF: core1: icache reads=6155
|
|
PERF: core1: icache read misses=73 (hit ratio=98%)
|
|
PERF: core1: icache pipeline stalls=2462
|
|
PERF: core1: icache reponse stalls=2244
|
|
PERF: core1: dcache reads=2862
|
|
PERF: core1: dcache writes=101
|
|
PERF: core1: dcache read misses=635 (hit ratio=77%)
|
|
PERF: core1: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core1: dcache bank stalls=2190 (utilization=57%)
|
|
PERF: core1: dcache mshr stalls=2515
|
|
PERF: core1: dcache pipeline stalls=4793
|
|
PERF: core1: dcache reponse stalls=16
|
|
PERF: core1: smem reads=538
|
|
PERF: core1: smem writes=447
|
|
PERF: core1: smem bank stalls=0 (utilization=100%)
|
|
PERF: core1: dram requests=227 (reads=126, writes=101)
|
|
PERF: core1: dram stalls=1257 (utilization=15%)
|
|
PERF: core1: dram average latency=30 cycles
|
|
PERF: core2: instrs=23498, cycles=16179, IPC=1.452376
|
|
PERF: core2: ibuffer stalls=2224
|
|
PERF: core2: scoreboard stalls=4120
|
|
PERF: core2: alu unit stalls=730
|
|
PERF: core2: lsu unit stalls=423
|
|
PERF: core2: csr unit stalls=0
|
|
PERF: core2: fpu unit stalls=2
|
|
PERF: core2: gpu unit stalls=0
|
|
PERF: core2: icache reads=6155
|
|
PERF: core2: icache read misses=73 (hit ratio=98%)
|
|
PERF: core2: icache pipeline stalls=2455
|
|
PERF: core2: icache reponse stalls=2224
|
|
PERF: core2: dcache reads=2862
|
|
PERF: core2: dcache writes=101
|
|
PERF: core2: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core2: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core2: dcache bank stalls=2187 (utilization=57%)
|
|
PERF: core2: dcache mshr stalls=2417
|
|
PERF: core2: dcache pipeline stalls=4427
|
|
PERF: core2: dcache reponse stalls=16
|
|
PERF: core2: smem reads=538
|
|
PERF: core2: smem writes=447
|
|
PERF: core2: smem bank stalls=0 (utilization=100%)
|
|
PERF: core2: dram requests=226 (reads=125, writes=101)
|
|
PERF: core2: dram stalls=1123 (utilization=16%)
|
|
PERF: core2: dram average latency=31 cycles
|
|
PERF: core3: instrs=23498, cycles=16102, IPC=1.459322
|
|
PERF: core3: ibuffer stalls=2190
|
|
PERF: core3: scoreboard stalls=4072
|
|
PERF: core3: alu unit stalls=741
|
|
PERF: core3: lsu unit stalls=410
|
|
PERF: core3: csr unit stalls=0
|
|
PERF: core3: fpu unit stalls=1
|
|
PERF: core3: gpu unit stalls=0
|
|
PERF: core3: icache reads=6155
|
|
PERF: core3: icache read misses=73 (hit ratio=98%)
|
|
PERF: core3: icache pipeline stalls=2380
|
|
PERF: core3: icache reponse stalls=2190
|
|
PERF: core3: dcache reads=2862
|
|
PERF: core3: dcache writes=101
|
|
PERF: core3: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core3: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core3: dcache bank stalls=2192 (utilization=57%)
|
|
PERF: core3: dcache mshr stalls=2345
|
|
PERF: core3: dcache pipeline stalls=3768
|
|
PERF: core3: dcache reponse stalls=16
|
|
PERF: core3: smem reads=538
|
|
PERF: core3: smem writes=447
|
|
PERF: core3: smem bank stalls=0 (utilization=100%)
|
|
PERF: core3: dram requests=226 (reads=125, writes=101)
|
|
PERF: core3: dram stalls=699 (utilization=24%)
|
|
PERF: core3: dram average latency=30 cycles
|
|
PERF: core4: instrs=23498, cycles=16254, IPC=1.445675
|
|
PERF: core4: ibuffer stalls=2311
|
|
PERF: core4: scoreboard stalls=4269
|
|
PERF: core4: alu unit stalls=733
|
|
PERF: core4: lsu unit stalls=377
|
|
PERF: core4: csr unit stalls=0
|
|
PERF: core4: fpu unit stalls=0
|
|
PERF: core4: gpu unit stalls=0
|
|
PERF: core4: icache reads=6155
|
|
PERF: core4: icache read misses=73 (hit ratio=98%)
|
|
PERF: core4: icache pipeline stalls=2532
|
|
PERF: core4: icache reponse stalls=2311
|
|
PERF: core4: dcache reads=2862
|
|
PERF: core4: dcache writes=101
|
|
PERF: core4: dcache read misses=653 (hit ratio=77%)
|
|
PERF: core4: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core4: dcache bank stalls=2189 (utilization=57%)
|
|
PERF: core4: dcache mshr stalls=2519
|
|
PERF: core4: dcache pipeline stalls=4555
|
|
PERF: core4: dcache reponse stalls=16
|
|
PERF: core4: smem reads=538
|
|
PERF: core4: smem writes=447
|
|
PERF: core4: smem bank stalls=0 (utilization=100%)
|
|
PERF: core4: dram requests=233 (reads=132, writes=101)
|
|
PERF: core4: dram stalls=1018 (utilization=18%)
|
|
PERF: core4: dram average latency=30 cycles
|
|
PERF: core5: instrs=23498, cycles=16177, IPC=1.452556
|
|
PERF: core5: ibuffer stalls=2232
|
|
PERF: core5: scoreboard stalls=4137
|
|
PERF: core5: alu unit stalls=730
|
|
PERF: core5: lsu unit stalls=411
|
|
PERF: core5: csr unit stalls=0
|
|
PERF: core5: fpu unit stalls=1
|
|
PERF: core5: gpu unit stalls=0
|
|
PERF: core5: icache reads=6155
|
|
PERF: core5: icache read misses=73 (hit ratio=98%)
|
|
PERF: core5: icache pipeline stalls=2454
|
|
PERF: core5: icache reponse stalls=2232
|
|
PERF: core5: dcache reads=2862
|
|
PERF: core5: dcache writes=101
|
|
PERF: core5: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core5: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core5: dcache bank stalls=2184 (utilization=57%)
|
|
PERF: core5: dcache mshr stalls=2446
|
|
PERF: core5: dcache pipeline stalls=4560
|
|
PERF: core5: dcache reponse stalls=16
|
|
PERF: core5: smem reads=538
|
|
PERF: core5: smem writes=447
|
|
PERF: core5: smem bank stalls=0 (utilization=100%)
|
|
PERF: core5: dram requests=226 (reads=125, writes=101)
|
|
PERF: core5: dram stalls=1086 (utilization=17%)
|
|
PERF: core5: dram average latency=30 cycles
|
|
PERF: core6: instrs=23498, cycles=16164, IPC=1.453724
|
|
PERF: core6: ibuffer stalls=2228
|
|
PERF: core6: scoreboard stalls=4108
|
|
PERF: core6: alu unit stalls=727
|
|
PERF: core6: lsu unit stalls=419
|
|
PERF: core6: csr unit stalls=0
|
|
PERF: core6: fpu unit stalls=3
|
|
PERF: core6: gpu unit stalls=0
|
|
PERF: core6: icache reads=6155
|
|
PERF: core6: icache read misses=73 (hit ratio=98%)
|
|
PERF: core6: icache pipeline stalls=2434
|
|
PERF: core6: icache reponse stalls=2228
|
|
PERF: core6: dcache reads=2862
|
|
PERF: core6: dcache writes=101
|
|
PERF: core6: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core6: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core6: dcache bank stalls=2190 (utilization=57%)
|
|
PERF: core6: dcache mshr stalls=2451
|
|
PERF: core6: dcache pipeline stalls=4321
|
|
PERF: core6: dcache reponse stalls=16
|
|
PERF: core6: smem reads=538
|
|
PERF: core6: smem writes=447
|
|
PERF: core6: smem bank stalls=0 (utilization=100%)
|
|
PERF: core6: dram requests=226 (reads=125, writes=101)
|
|
PERF: core6: dram stalls=930 (utilization=19%)
|
|
PERF: core6: dram average latency=31 cycles
|
|
PERF: core7: instrs=23498, cycles=16105, IPC=1.459050
|
|
PERF: core7: ibuffer stalls=2189
|
|
PERF: core7: scoreboard stalls=4068
|
|
PERF: core7: alu unit stalls=746
|
|
PERF: core7: lsu unit stalls=411
|
|
PERF: core7: csr unit stalls=0
|
|
PERF: core7: fpu unit stalls=0
|
|
PERF: core7: gpu unit stalls=0
|
|
PERF: core7: icache reads=6155
|
|
PERF: core7: icache read misses=73 (hit ratio=98%)
|
|
PERF: core7: icache pipeline stalls=2369
|
|
PERF: core7: icache reponse stalls=2189
|
|
PERF: core7: dcache reads=2862
|
|
PERF: core7: dcache writes=101
|
|
PERF: core7: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core7: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core7: dcache bank stalls=2189 (utilization=57%)
|
|
PERF: core7: dcache mshr stalls=2357
|
|
PERF: core7: dcache pipeline stalls=3798
|
|
PERF: core7: dcache reponse stalls=16
|
|
PERF: core7: smem reads=538
|
|
PERF: core7: smem writes=447
|
|
PERF: core7: smem bank stalls=0 (utilization=100%)
|
|
PERF: core7: dram requests=226 (reads=125, writes=101)
|
|
PERF: core7: dram stalls=763 (utilization=22%)
|
|
PERF: core7: dram average latency=30 cycles
|
|
PERF: core8: instrs=23498, cycles=16256, IPC=1.445497
|
|
PERF: core8: ibuffer stalls=2249
|
|
PERF: core8: scoreboard stalls=4153
|
|
PERF: core8: alu unit stalls=740
|
|
PERF: core8: lsu unit stalls=382
|
|
PERF: core8: csr unit stalls=0
|
|
PERF: core8: fpu unit stalls=4
|
|
PERF: core8: gpu unit stalls=0
|
|
PERF: core8: icache reads=6155
|
|
PERF: core8: icache read misses=73 (hit ratio=98%)
|
|
PERF: core8: icache pipeline stalls=2457
|
|
PERF: core8: icache reponse stalls=2249
|
|
PERF: core8: dcache reads=2862
|
|
PERF: core8: dcache writes=101
|
|
PERF: core8: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core8: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core8: dcache bank stalls=2193 (utilization=57%)
|
|
PERF: core8: dcache mshr stalls=2563
|
|
PERF: core8: dcache pipeline stalls=5209
|
|
PERF: core8: dcache reponse stalls=15
|
|
PERF: core8: smem reads=538
|
|
PERF: core8: smem writes=447
|
|
PERF: core8: smem bank stalls=0 (utilization=100%)
|
|
PERF: core8: dram requests=226 (reads=125, writes=101)
|
|
PERF: core8: dram stalls=1474 (utilization=13%)
|
|
PERF: core8: dram average latency=31 cycles
|
|
PERF: core9: instrs=23498, cycles=16264, IPC=1.444786
|
|
PERF: core9: ibuffer stalls=2245
|
|
PERF: core9: scoreboard stalls=4151
|
|
PERF: core9: alu unit stalls=742
|
|
PERF: core9: lsu unit stalls=385
|
|
PERF: core9: csr unit stalls=0
|
|
PERF: core9: fpu unit stalls=2
|
|
PERF: core9: gpu unit stalls=0
|
|
PERF: core9: icache reads=6155
|
|
PERF: core9: icache read misses=73 (hit ratio=98%)
|
|
PERF: core9: icache pipeline stalls=2471
|
|
PERF: core9: icache reponse stalls=2245
|
|
PERF: core9: dcache reads=2862
|
|
PERF: core9: dcache writes=101
|
|
PERF: core9: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core9: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core9: dcache bank stalls=2200 (utilization=57%)
|
|
PERF: core9: dcache mshr stalls=2548
|
|
PERF: core9: dcache pipeline stalls=5160
|
|
PERF: core9: dcache reponse stalls=16
|
|
PERF: core9: smem reads=538
|
|
PERF: core9: smem writes=447
|
|
PERF: core9: smem bank stalls=0 (utilization=100%)
|
|
PERF: core9: dram requests=226 (reads=125, writes=101)
|
|
PERF: core9: dram stalls=1449 (utilization=13%)
|
|
PERF: core9: dram average latency=31 cycles
|
|
PERF: core10: instrs=23498, cycles=16253, IPC=1.445764
|
|
PERF: core10: ibuffer stalls=2228
|
|
PERF: core10: scoreboard stalls=4119
|
|
PERF: core10: alu unit stalls=724
|
|
PERF: core10: lsu unit stalls=420
|
|
PERF: core10: csr unit stalls=0
|
|
PERF: core10: fpu unit stalls=4
|
|
PERF: core10: gpu unit stalls=0
|
|
PERF: core10: icache reads=6155
|
|
PERF: core10: icache read misses=73 (hit ratio=98%)
|
|
PERF: core10: icache pipeline stalls=2457
|
|
PERF: core10: icache reponse stalls=2228
|
|
PERF: core10: dcache reads=2862
|
|
PERF: core10: dcache writes=101
|
|
PERF: core10: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core10: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core10: dcache bank stalls=2182 (utilization=57%)
|
|
PERF: core10: dcache mshr stalls=2427
|
|
PERF: core10: dcache pipeline stalls=4855
|
|
PERF: core10: dcache reponse stalls=16
|
|
PERF: core10: smem reads=538
|
|
PERF: core10: smem writes=447
|
|
PERF: core10: smem bank stalls=0 (utilization=100%)
|
|
PERF: core10: dram requests=226 (reads=125, writes=101)
|
|
PERF: core10: dram stalls=1326 (utilization=14%)
|
|
PERF: core10: dram average latency=31 cycles
|
|
PERF: core11: instrs=23498, cycles=16175, IPC=1.452736
|
|
PERF: core11: ibuffer stalls=2225
|
|
PERF: core11: scoreboard stalls=4114
|
|
PERF: core11: alu unit stalls=734
|
|
PERF: core11: lsu unit stalls=425
|
|
PERF: core11: csr unit stalls=0
|
|
PERF: core11: fpu unit stalls=0
|
|
PERF: core11: gpu unit stalls=0
|
|
PERF: core11: icache reads=6155
|
|
PERF: core11: icache read misses=73 (hit ratio=98%)
|
|
PERF: core11: icache pipeline stalls=2448
|
|
PERF: core11: icache reponse stalls=2225
|
|
PERF: core11: dcache reads=2862
|
|
PERF: core11: dcache writes=101
|
|
PERF: core11: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core11: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core11: dcache bank stalls=2195 (utilization=57%)
|
|
PERF: core11: dcache mshr stalls=2455
|
|
PERF: core11: dcache pipeline stalls=4007
|
|
PERF: core11: dcache reponse stalls=15
|
|
PERF: core11: smem reads=538
|
|
PERF: core11: smem writes=447
|
|
PERF: core11: smem bank stalls=0 (utilization=100%)
|
|
PERF: core11: dram requests=226 (reads=125, writes=101)
|
|
PERF: core11: dram stalls=967 (utilization=18%)
|
|
PERF: core11: dram average latency=31 cycles
|
|
PERF: core12: instrs=23498, cycles=16248, IPC=1.446209
|
|
PERF: core12: ibuffer stalls=2243
|
|
PERF: core12: scoreboard stalls=4147
|
|
PERF: core12: alu unit stalls=745
|
|
PERF: core12: lsu unit stalls=391
|
|
PERF: core12: csr unit stalls=0
|
|
PERF: core12: fpu unit stalls=2
|
|
PERF: core12: gpu unit stalls=0
|
|
PERF: core12: icache reads=6155
|
|
PERF: core12: icache read misses=73 (hit ratio=98%)
|
|
PERF: core12: icache pipeline stalls=2456
|
|
PERF: core12: icache reponse stalls=2243
|
|
PERF: core12: dcache reads=2862
|
|
PERF: core12: dcache writes=101
|
|
PERF: core12: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core12: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core12: dcache bank stalls=2198 (utilization=57%)
|
|
PERF: core12: dcache mshr stalls=2515
|
|
PERF: core12: dcache pipeline stalls=4956
|
|
PERF: core12: dcache reponse stalls=16
|
|
PERF: core12: smem reads=538
|
|
PERF: core12: smem writes=447
|
|
PERF: core12: smem bank stalls=0 (utilization=100%)
|
|
PERF: core12: dram requests=226 (reads=125, writes=101)
|
|
PERF: core12: dram stalls=1387 (utilization=14%)
|
|
PERF: core12: dram average latency=31 cycles
|
|
PERF: core13: instrs=23498, cycles=16176, IPC=1.452646
|
|
PERF: core13: ibuffer stalls=2224
|
|
PERF: core13: scoreboard stalls=4117
|
|
PERF: core13: alu unit stalls=732
|
|
PERF: core13: lsu unit stalls=431
|
|
PERF: core13: csr unit stalls=0
|
|
PERF: core13: fpu unit stalls=3
|
|
PERF: core13: gpu unit stalls=0
|
|
PERF: core13: icache reads=6155
|
|
PERF: core13: icache read misses=73 (hit ratio=98%)
|
|
PERF: core13: icache pipeline stalls=2446
|
|
PERF: core13: icache reponse stalls=2224
|
|
PERF: core13: dcache reads=2862
|
|
PERF: core13: dcache writes=101
|
|
PERF: core13: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core13: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core13: dcache bank stalls=2193 (utilization=57%)
|
|
PERF: core13: dcache mshr stalls=2425
|
|
PERF: core13: dcache pipeline stalls=4623
|
|
PERF: core13: dcache reponse stalls=15
|
|
PERF: core13: smem reads=538
|
|
PERF: core13: smem writes=447
|
|
PERF: core13: smem bank stalls=0 (utilization=100%)
|
|
PERF: core13: dram requests=226 (reads=125, writes=101)
|
|
PERF: core13: dram stalls=1260 (utilization=15%)
|
|
PERF: core13: dram average latency=31 cycles
|
|
PERF: core14: instrs=23498, cycles=16165, IPC=1.453634
|
|
PERF: core14: ibuffer stalls=2233
|
|
PERF: core14: scoreboard stalls=4091
|
|
PERF: core14: alu unit stalls=742
|
|
PERF: core14: lsu unit stalls=428
|
|
PERF: core14: csr unit stalls=0
|
|
PERF: core14: fpu unit stalls=2
|
|
PERF: core14: gpu unit stalls=0
|
|
PERF: core14: icache reads=6155
|
|
PERF: core14: icache read misses=73 (hit ratio=98%)
|
|
PERF: core14: icache pipeline stalls=2452
|
|
PERF: core14: icache reponse stalls=2233
|
|
PERF: core14: dcache reads=2862
|
|
PERF: core14: dcache writes=101
|
|
PERF: core14: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core14: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core14: dcache bank stalls=2193 (utilization=57%)
|
|
PERF: core14: dcache mshr stalls=2426
|
|
PERF: core14: dcache pipeline stalls=3984
|
|
PERF: core14: dcache reponse stalls=15
|
|
PERF: core14: smem reads=538
|
|
PERF: core14: smem writes=447
|
|
PERF: core14: smem bank stalls=0 (utilization=100%)
|
|
PERF: core14: dram requests=226 (reads=125, writes=101)
|
|
PERF: core14: dram stalls=952 (utilization=19%)
|
|
PERF: core14: dram average latency=30 cycles
|
|
PERF: core15: instrs=23500, cycles=16251, IPC=1.446065
|
|
PERF: core15: ibuffer stalls=2268
|
|
PERF: core15: scoreboard stalls=4241
|
|
PERF: core15: alu unit stalls=745
|
|
PERF: core15: lsu unit stalls=374
|
|
PERF: core15: csr unit stalls=0
|
|
PERF: core15: fpu unit stalls=1
|
|
PERF: core15: gpu unit stalls=0
|
|
PERF: core15: icache reads=6157
|
|
PERF: core15: icache read misses=73 (hit ratio=98%)
|
|
PERF: core15: icache pipeline stalls=2455
|
|
PERF: core15: icache reponse stalls=2268
|
|
PERF: core15: dcache reads=2862
|
|
PERF: core15: dcache writes=101
|
|
PERF: core15: dcache read misses=634 (hit ratio=77%)
|
|
PERF: core15: dcache write misses=97 (hit ratio=3%)
|
|
PERF: core15: dcache bank stalls=2195 (utilization=57%)
|
|
PERF: core15: dcache mshr stalls=2567
|
|
PERF: core15: dcache pipeline stalls=5084
|
|
PERF: core15: dcache reponse stalls=16
|
|
PERF: core15: smem reads=538
|
|
PERF: core15: smem writes=447
|
|
PERF: core15: smem bank stalls=0 (utilization=100%)
|
|
PERF: core15: dram requests=226 (reads=125, writes=101)
|
|
PERF: core15: dram stalls=1220 (utilization=15%)
|
|
PERF: core15: dram average latency=31 cycles
|
|
PERF: instrs=375970, cycles=16264, IPC=23.116699
|
|
PERF: ibuffer stalls=35805
|
|
PERF: scoreboard stalls=66248
|
|
PERF: alu unit stalls=11783
|
|
PERF: lsu unit stalls=6441
|
|
PERF: csr unit stalls=0
|
|
PERF: fpu unit stalls=29
|
|
PERF: gpu unit stalls=0
|
|
PERF: icache reads=98482
|
|
PERF: icache read misses=1168 (hit ratio=98%)
|
|
PERF: icache pipeline stalls=39194
|
|
PERF: icache reponse stalls=35805
|
|
PERF: dcache reads=45792
|
|
PERF: dcache writes=1616
|
|
PERF: dcache read misses=10164 (hit ratio=77%)
|
|
PERF: dcache write misses=1552 (hit ratio=3%)
|
|
PERF: dcache bank stalls=35059 (utilization=57%)
|
|
PERF: dcache mshr stalls=39593
|
|
PERF: dcache pipeline stalls=73067
|
|
PERF: dcache reponse stalls=252
|
|
PERF: smem reads=8608
|
|
PERF: smem writes=7152
|
|
PERF: smem bank stalls=0 (utilization=100%)
|
|
PERF: dram requests=3624 (reads=2008, writes=1616)
|
|
PERF: dram stalls=18122 (utilization=16%)
|
|
PERF: dram average latency=31 cycles
|
|
make: Leaving directory '/nethome/lcooper43/vortex-dev-old/benchmarks/opencl/sgemm'
|