* Automatic warp detection? 
* Start on the Verilog Pipeline (Research loading into mem)