 Blaise Tine
|
3f5fd6d394
|
using shiftreg-based skid buffers
|
2021-02-28 02:20:09 -08:00 |
|
|
Blaise Tine
|
073964fdf7
|
minor update
|
2021-02-12 08:52:06 -08:00 |
|
|
Blaise Tine
|
8775f63ec4
|
lkg build rollout with 16cores optimization on arria10
|
2021-01-24 16:49:22 -08:00 |
|
|
Blaise Tine
|
4bbd7bf408
|
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
|
2020-12-19 02:45:06 -08:00 |
|
|
Blaise Tine
|
d5fa82f5e4
|
cache req datapath optimizations
|
2020-12-08 02:58:08 -08:00 |
|
|
Blaise Tine
|
13a5370254
|
register file refactoring
|
2020-12-05 01:40:50 -08:00 |
|
|
Blaise Tine
|
c3ec4c9e90
|
minor update
|
2020-12-03 09:30:59 -08:00 |
|
|
Blaise Tine
|
f3b1069ce8
|
adding stream arbiter
|
2020-12-03 06:40:23 -08:00 |
|