wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2,194 Commits 7 Branches 0 Tags
bbacf9a25e62b1f537a3b337411e232dfd098db5
Commit Graph
136 Commits
Author SHA1 Message Date
Blaise Tine cd29362d10 fixed FPU handshake, optimized writeback's critical path 2020-08-07 10:11:54 -07:00
Blaise Tine ffd9515881 added altera fpu modules 2020-08-05 15:53:59 -07:00
Blaise Tine 836a735555 minor updates 2020-07-31 13:39:52 -07:00
Blaise Tine c2dd0a8b39 modelsim fixes && pipeline optimization 2020-07-28 14:20:23 -07:00
Blaise Tine 8976100025 floating point support fixes 2020-07-28 04:19:46 -04:00
Blaise Tine ff7f65bd1f opae build fixes 2020-07-21 05:44:13 -07:00
Blaise Tine bdfacf709c yosys synthesis refactoring 2020-07-10 18:56:41 -04:00
Blaise Tine f66c251309 minor update 2020-06-29 15:09:14 -07:00
Blaise Tine f0046fed3c added synthesis for Vortex single core 2020-06-29 08:39:57 -07:00
Blaise Tine a70562d386 set target synthesis freq=200 MHz, set 4-cores as default config, MULT.latency=1, DIV.latency=18 2020-06-29 08:03:19 -07:00
Blaise Tine 21e04a0cb0 minor update 2020-06-28 22:58:18 -07:00
Blaise Tine 5e718c2676 refactoring 2020-06-23 09:54:40 -07:00
Blaise Tine e6bbf671ee minor update 2020-06-20 15:25:21 -07:00
Blaise Tine 68d9fc9a75 driver basic test and demo test refactoring 2020-06-19 09:12:07 -07:00
Blaise Tine e2e1b63e14 refactor synthesis scripts + fixed quartus ram read-after-write bypass 2020-06-16 11:45:47 -07:00
Blaise Tine 457783322b scope fixes 2020-06-09 07:03:52 -07:00
Blaise Tine 04fc34b848 minor update 2020-06-03 03:05:45 -07:00
Blaise Tine 16d5a8a09c opae rtl fixes 2020-05-31 14:51:42 -07:00
Blaise Tine 1512138a15 minor update 2020-05-22 19:14:07 -07:00
Blaise Tine b02fc14da6 fill invalifator fix + refactoring 2020-05-21 20:38:55 -07:00
Blaise Tine f53256f854 quartus projects 2020-04-21 12:28:37 -07:00
Blaise Tine cb0afd3eec fix quartus build 2020-04-21 00:55:18 -07:00
Blaise Tine d6255f0445 Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis 2020-04-21 03:20:18 -04:00
Blaise Tine d85c0af5d6 remove tab spaces 2020-04-21 03:19:47 -04:00
Blaise Tine 07d308d2ce update 2020-04-21 02:41:37 -04:00
Blaise Tine d79e36912f fix opae build 2020-04-20 12:51:42 -07:00
Blaise Tine b76f8696bd removing *.vh file for opae build 2020-04-20 15:07:27 -04:00
Blaise Tine a0e15af0dc RTL code refactoring 2020-04-20 13:01:42 -04:00
Blaise Tine e8a4923eb4 RTL code refactoring 2020-04-20 12:09:30 -04:00
Blaise Tine 885869df4a adding DEBUG MACROS 2020-04-19 04:59:52 -04:00
Blaise Tine 31f906f9fd fixed all build warnings 2020-04-16 10:22:46 -04:00
Blaise Tine 81745f08c9 added config.vh 2020-04-16 07:49:19 -04:00
Blaise Tine 12dc4d6874 refactoring fixes 2020-04-14 19:39:59 -04:00
Blaise Tine 22c8da7490 renamed Vortex_SOC to Vortex_Socket 2020-04-14 08:33:32 -04:00
Blaise Tine c88af7889c remove temp files 2020-04-14 08:26:12 -04:00
Blaise Tine fc155e1223 project directories reorganization 2020-04-14 06:35:20 -04:00