Logo
Explore Help
Sign In
wu-arch/vortex
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
1,451 Commits 7 Branches 0 Tags
a046bd7a735268a101597773527988270112acf6
Commit Graph
11 Commits
Author SHA1 Message Date
Blaise Tine f6f95e0c46 mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL 2020-09-19 14:45:42 -04:00
Blaise Tine 31ee824862 merged fpu_port branch 2020-07-31 17:13:22 -04:00
MalikBurton 7fc7bc0cab Runtime tests and riscv tests are runnable 2020-07-28 16:04:27 -04:00
Blaise Tine 7c86b68977 pipeline refactoring: centralized issue buffer 2020-07-26 11:21:08 -04:00
Blaise Tine 8a306de02d runtime static library 2020-06-27 14:13:13 -04:00
Blaise Tine 106d707024 verilator suppor for opae (partial) 2020-06-03 06:22:49 -04:00
Blaise Tine 611ceb000a fixed warp_sched lock bug 2020-05-28 08:52:20 -04:00
Blaise Tine b1fdf0a947 fix rtl gpr zero 2020-05-06 05:25:20 -04:00
Blaise Tine 69f607b73e rtl refactoring 2020-05-03 17:10:02 -04:00
Blaise Tine a1dc90b951 rtl cache refactory 2020-04-30 17:12:18 -04:00
Blaise Tine 12dc4d6874 refactoring fixes 2020-04-14 19:39:59 -04:00
Powered by Gitea Version: 1.27.1 Page: 48ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API