Blaise Tine
|
907e6868cd
|
simx refactoring, fixed simple.hex, compatibility with rtlsim and vlsim complete, added to regression suite
|
2021-03-08 23:58:33 -08:00 |
|
Blaise Tine
|
778453e43f
|
remove unused code from kernel binaries, spawn_kernel optimization using shift instead of division
|
2021-02-04 17:35:57 -05:00 |
|
Blaise Tine
|
b047f589d6
|
runtime instrinsics refactoring using RISC-V custom instruction assmebly directives
|
2021-02-04 15:15:20 -05:00 |
|
Blaise Tine
|
a9f82bceae
|
updating kernels with 32-cores support
|
2021-01-25 10:33:42 -05:00 |
|
Blaise Tine
|
30d950ada2
|
vx_spawn_warps redesign using opencl's style scheduler
|
2021-01-01 14:13:48 -05:00 |
|
Blaise Tine
|
e4a00dd0d9
|
fixed loader script stack setup
|
2020-12-31 22:37:20 -05:00 |
|
Blaise Tine
|
4f689c4ce9
|
fixed global obejct sharing between cores
|
2020-12-24 19:36:07 -05:00 |
|
Blaise Tine
|
c9d38c2b80
|
CI script updates
|
2020-09-20 00:17:42 -04:00 |
|
Blaise Tine
|
f6f95e0c46
|
mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL
|
2020-09-19 14:45:42 -04:00 |
|
Blaise Tine
|
c9755a0c48
|
lkg build with pipeline + FPU fixes
|
2020-07-31 09:29:44 -04:00 |
|
Blaise Tine
|
7c86b68977
|
pipeline refactoring: centralized issue buffer
|
2020-07-26 11:21:08 -04:00 |
|
Blaise Tine
|
dc7efbcfb4
|
pipeline refactoring
|
2020-07-21 05:22:47 -04:00 |
|
Blaise Tine
|
b7541a3172
|
adding built kernels
|
2020-06-29 02:01:51 -04:00 |
|