Blaise Tine
|
244f4b0964
|
fixed shared memory write bug
|
2021-05-23 10:57:58 -07:00 |
|
Blaise Tine
|
228aee1ec7
|
lsu_unit pending queue bug fix
|
2021-05-03 12:25:44 -07:00 |
|
Blaise Tine
|
a60361ac2d
|
minor update
|
2021-04-25 21:10:54 -07:00 |
|
Blaise Tine
|
2ce6dbb495
|
minor update
|
2021-04-04 17:57:35 -07:00 |
|
Blaise Tine
|
f829bd3c18
|
minor update
|
2021-04-03 04:22:44 -07:00 |
|
Blaise Tine
|
04a96e89c9
|
minor update
|
2021-04-01 12:34:18 -07:00 |
|
Blaise Tine
|
a194521683
|
minor update
|
2021-03-31 02:37:16 -07:00 |
|
Blaise Tine
|
b3167d763b
|
minor update
|
2021-03-30 22:08:26 -07:00 |
|
Blaise Tine
|
16bef8937b
|
adding empty to index_buffer
|
2021-03-30 10:15:42 -07:00 |
|
Blaise Tine
|
8d4e2e7f70
|
minor update
|
2021-03-22 23:04:54 -07:00 |
|
Blaise Tine
|
af1bb33557
|
minor update
|
2021-03-21 16:38:53 -07:00 |
|
Blaise Tine
|
062d02ddce
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2021-03-04 20:51:03 -08:00 |
|
Blaise Tine
|
8a9a67aa5a
|
minor update
|
2021-02-27 21:54:55 -08:00 |
|
Blaise Tine
|
ab63ac9e5d
|
cache request interfaces update
|
2021-02-10 20:55:04 -08:00 |
|
Blaise Tine
|
665b97b810
|
multi-ported cache support for streaming
|
2021-02-08 16:13:32 -08:00 |
|
Blaise Tine
|
5419859281
|
fcvt fix
|
2021-01-25 02:22:00 -08:00 |
|
Blaise Tine
|
adcd3ad521
|
minor updates
|
2021-01-12 12:06:48 -08:00 |
|
Blaise Tine
|
7c4823e65c
|
fixed GPR reset bug, fixed lsu dup loading, fixed riscv-tests
|
2021-01-11 23:55:09 -08:00 |
|
Blaise Tine
|
50cfc48c0a
|
minor fix
|
2021-01-11 02:59:59 -08:00 |
|
Blaise Tine
|
ba743678dc
|
duplicate load addresses optimization
|
2021-01-11 01:58:04 -08:00 |
|
Blaise Tine
|
06945533cf
|
fixed l2/l3 caches related bugs
|
2021-01-09 16:32:55 -08:00 |
|
Blaise Tine
|
8aea9cbe07
|
minor update
|
2021-01-06 21:39:15 -08:00 |
|
Blaise Tine
|
2b8435471a
|
speeding up simulation using dedicated full dpi-based FPU core
|
2021-01-06 18:44:06 -08:00 |
|
Blaise Tine
|
31ff70fd4e
|
minor updates
|
2021-01-05 15:03:41 -08:00 |
|
Blaise Tine
|
39bff921be
|
cache bug fixes
|
2021-01-05 05:04:49 -08:00 |
|
Blaise Tine
|
4bc3b537bd
|
fixed reset fan-out
|
2021-01-03 20:06:36 -08:00 |
|
Blaise Tine
|
abe32ed553
|
cache optimization - moved read requests to stage1 and eliminating stage3
|
2020-12-31 07:40:58 -08:00 |
|
Blaise Tine
|
9f128085d5
|
scoreboard optimization - using writeback's end-of-packet status
|
2020-12-30 06:47:56 -08:00 |
|
Blaise Tine
|
d44144f72f
|
FPU float<->int conversion optimization
|
2020-12-29 15:37:45 -08:00 |
|
Blaise Tine
|
33c431ed44
|
multiplier unit optimization - using fifo for metadata, shift register optimization
|
2020-12-26 11:23:21 -08:00 |
|
Blaise Tine
|
4b7d871d62
|
allowing partial cache request submissions, io bus support broken
|
2020-12-21 03:53:13 -08:00 |
|
Blaise Tine
|
4bbd7bf408
|
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
|
2020-12-19 02:45:06 -08:00 |
|
Blaise Tine
|
13a5370254
|
register file refactoring
|
2020-12-05 01:40:50 -08:00 |
|
Blaise Tine
|
fb60d0af87
|
decoupled load/store commits
|
2020-12-03 15:08:48 -08:00 |
|
Blaise Tine
|
97739e9dcf
|
RAM blocks inference fixes
|
2020-11-30 14:02:47 -08:00 |
|
Blaise Tine
|
5758ef9ebf
|
generic_register reset network optimization
|
2020-11-29 18:41:36 -08:00 |
|
Blaise Tine
|
00d7473268
|
build warnings clean
|
2020-11-28 14:59:13 -05:00 |
|
Blaise Tine
|
461be0880d
|
fixed FPU-CSR data dependence
|
2020-11-25 09:05:38 -08:00 |
|
Blaise Tine
|
7a7011d5c6
|
minor update (trace log)
|
2020-11-23 14:29:35 -05:00 |
|
Blaise Tine
|
51cbda6b3f
|
minor update
|
2020-11-17 00:38:20 -08:00 |
|
Blaise Tine
|
34b650be94
|
fixed shared memory addressing critical path, fixed VX_fp_noncomp output bug
|
2020-11-17 00:27:24 -08:00 |
|
Blaise Tine
|
5d58bf3d11
|
fixed l3cache hang using memory arbiter in afu
|
2020-11-15 06:36:32 -08:00 |
|
Blaise Tine
|
f8d54c6994
|
fixed cache_core_rsp_merge unit
|
2020-11-09 02:10:35 -08:00 |
|
Blaise Tine
|
203a184008
|
fixed bank_core_req_abr critical path
|
2020-11-08 18:25:32 -08:00 |
|
Blaise Tine
|
5be1d85648
|
cache refactoring (fixed redundant fill requests, merged fill and writeback queues), optimized priority encoder, fixed crs cycles count
|
2020-11-02 01:50:12 -08:00 |
|
Blaise Tine
|
9a9f7955f0
|
basic test timing + scope tracing ccip
|
2020-10-27 17:04:04 -04:00 |
|
Blaise Tine
|
32da50816f
|
scope refactoring: adding modules definitions to VCD trace
|
2020-10-12 23:26:02 -04:00 |
|
Blaise Tine
|
f6f95e0c46
|
mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL
|
2020-09-19 14:45:42 -04:00 |
|
Blaise Tine
|
49b86c4b2a
|
SCOPE update
|
2020-09-05 10:52:59 -07:00 |
|
Blaise Tine
|
c63217f67d
|
fixed SCOPE interface
|
2020-09-01 05:20:13 -07:00 |
|