Lingjun Zhu
|
0ad491f20e
|
Added dc.log
|
2019-11-11 14:30:14 -05:00 |
|
Lingjun Zhu
|
0d8a7be5c6
|
Finished synthesis with optimization
|
2019-10-28 17:10:30 -04:00 |
|
Lingjun Zhu
|
b6558714ca
|
Finished synthesis with all memory but no optimization
|
2019-10-28 16:18:11 -04:00 |
|
Lingjun Zhu
|
0b30b3a35f
|
Resolved most connection error, expect QA of rf2_256x19_wm0 in VX_cache_data
|
2019-10-28 15:06:23 -04:00 |
|
Lingjun Zhu
|
50d567d70c
|
Removed unnessary Verilog files, linked memory tech files, having problem with memory instatiation
|
2019-10-28 14:49:55 -04:00 |
|
Lingjun Zhu
|
d164ebfbc6
|
Added log file of synthesis, too many registers are removed
|
2019-10-17 14:25:54 -04:00 |
|