felsabbagh3
|
73390b9f58
|
b/unb error
|
2020-03-29 16:09:48 -07:00 |
|
felsabbagh3
|
0a88c97485
|
Another reset issue...
|
2020-03-29 16:06:13 -07:00 |
|
wgulian3
|
c5fe43724e
|
replace procedural continuous assignments and force MLAB inference for generic_queue_ll
|
2020-03-10 17:46:48 -04:00 |
|
felsabbagh3
|
ca62e57a0d
|
L3 and CLUSTRING WORKS
|
2020-03-10 02:41:47 -07:00 |
|
felsabbagh3
|
469334f23e
|
MULTICORE WITH L2 WORKING
|
2020-03-09 01:17:11 -07:00 |
|
felsabbagh3
|
4ed62f1aad
|
Fixed all Cache Warnings
|
2020-03-07 14:34:05 -08:00 |
|
felsabbagh3
|
db11bf6990
|
Made the cache module configurable for multi-instantiation
|
2020-03-07 00:49:40 -08:00 |
|
felsabbagh3
|
2c616d8201
|
Got queue_ll to work by modifying when to update bypass
|
2020-03-06 22:50:20 -08:00 |
|
Blaise Tine
|
abfd592fd2
|
added unit_test
|
2020-03-06 10:31:31 -05:00 |
|
Blaise Tine
|
730c36ef18
|
added generic_queue_ll
|
2020-03-05 10:43:15 -05:00 |
|
Blaise Tine
|
369c2c625c
|
synthesis fixes
|
2020-03-05 06:58:51 -05:00 |
|
felsabbagh3
|
a86a403ca9
|
New Cache Design Passing All Tests
|
2020-03-04 23:24:32 -08:00 |
|
felsabbagh3
|
aa1a0ee376
|
Passing some cases
|
2020-03-04 04:05:54 -08:00 |
|
felsabbagh3
|
8784b09b18
|
Finished st0
|
2020-03-03 02:49:30 -08:00 |
|