Blaise Tine
|
2372067817
|
minor update
|
2021-06-22 09:30:36 -07:00 |
|
Blaise Tine
|
a315d0087d
|
opae_sim buffer index allocation bug fix
|
2021-06-11 15:20:02 -07:00 |
|
Blaise Tine
|
bde6a69ea0
|
adding support for multi-banks memory bus
|
2021-05-04 07:32:03 -07:00 |
|
Blaise Tine
|
2216a3059d
|
minor update
|
2021-04-27 05:52:01 -04:00 |
|
Blaise Tine
|
8543e3a8bf
|
code refactoring
|
2021-04-26 02:34:21 -07:00 |
|
Blaise Tine
|
8410c49f53
|
code refactoring: DRAM => MEM renaming
|
2021-04-26 00:58:48 -07:00 |
|
Blaise Tine
|
4cb98a25a7
|
enabling 128-bit dram bus
|
2021-04-24 00:31:27 -04:00 |
|
Blaise Tine
|
4bc3b537bd
|
fixed reset fan-out
|
2021-01-03 20:06:36 -08:00 |
|
Blaise Tine
|
4815ab099c
|
using single-port block ram for cache tags, restoring core reset signal
|
2021-01-02 19:53:41 -08:00 |
|
Blaise Tine
|
e4a00dd0d9
|
fixed loader script stack setup
|
2020-12-31 22:37:20 -05:00 |
|
Blaise Tine
|
2d4fef6dd6
|
fixed fp_noncomp bug, ci toolchain script update, increased DRAM latency to 100 cycles
|
2020-11-23 11:59:40 -08:00 |
|
Blaise Tine
|
5be1d85648
|
cache refactoring (fixed redundant fill requests, merged fill and writeback queues), optimized priority encoder, fixed crs cycles count
|
2020-11-02 01:50:12 -08:00 |
|
Blaise Tine
|
43ae82e788
|
vlsim fix, verilator fst trace, use ram optimization
|
2020-10-25 16:40:50 -07:00 |
|
Blaise Tine
|
38303cdc2f
|
vlsim: host_buffer optimization
|
2020-09-09 17:53:31 -04:00 |
|
Blaise Tine
|
fba2fa03c7
|
fixed new AFU Driver bugs - now functional
|
2020-09-09 17:05:48 -04:00 |
|
Blaise Tine
|
0fab1ddd92
|
adding support for verilator-driven AFU driver: vlsim
|
2020-09-08 13:05:26 -04:00 |
|