wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Minor update

Browse Source
This commit is contained in:
Santosh Srivatsan
2021-12-15 17:21:38 -05:00
parent 71acf4eadb
commit f93303bac7
5 changed files with 66 additions and 114 deletions
Download Patch File Download Diff File Expand all files Collapse all files

30
tests/riscv/isa/ramulator.ddr4.log
View File

@@ -1,19 +1,19 @@
ramulator.active_cycles_0 76 # Total active cycles for level _0
ramulator.busy_cycles_0 76 # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
ramulator.serving_requests_0 76 # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.average_serving_requests_0 0.056130 # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.average_serving_requests_0 0.053901 # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.active_cycles_0_0 76 # Total active cycles for level _0_0
ramulator.busy_cycles_0_0 76 # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
ramulator.serving_requests_0_0 76 # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.average_serving_requests_0_0 0.056130 # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.average_serving_requests_0_0 0.053901 # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.active_cycles_0_0_0 76 # Total active cycles for level _0_0_0
ramulator.busy_cycles_0_0_0 76 # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
ramulator.serving_requests_0_0_0 76 # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0 0.056130 # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0 0.053901 # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.active_cycles_0_0_0_0 76 # Total active cycles for level _0_0_0_0
ramulator.busy_cycles_0_0_0_0 76 # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
ramulator.serving_requests_0_0_0_0 76 # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0 0.056130 # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0 0.053901 # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.active_cycles_0_0_0_1 0 # Total active cycles for level _0_0_0_1
ramulator.busy_cycles_0_0_0_1 0 # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
ramulator.serving_requests_0_0_0_1 0 # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
@@ -106,9 +106,9 @@ ramulator.write_row_conflicts_channel_0_core 0
ramulator.useless_activates_0_core 0 # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
ramulator.read_latency_avg_0 26.333333 # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
ramulator.read_latency_sum_0 79 # The memory latency cycles (in memory time domain) sum for all read requests in this channel
ramulator.req_queue_length_avg_0 0.046529 # Average of read and write queue length per memory cycle per channel.
ramulator.req_queue_length_avg_0 0.044681 # Average of read and write queue length per memory cycle per channel.
ramulator.req_queue_length_sum_0 63 # Sum of read and write queue length per memory cycle per channel.
ramulator.read_req_queue_length_avg_0 0.046529 # Read queue length average per memory cycle per channel.
ramulator.read_req_queue_length_avg_0 0.044681 # Read queue length average per memory cycle per channel.
ramulator.read_req_queue_length_sum_0 63 # Read queue length sum per memory cycle per channel.
ramulator.write_req_queue_length_avg_0 0.000000 # Write queue length average per memory cycle per channel.
ramulator.write_req_queue_length_sum_0 0 # Write queue length sum per memory cycle per channel.
@@ -127,19 +127,19 @@ ramulator.write_row_conflicts_channel_0_core 0
ramulator.active_cycles_1 76 # Total active cycles for level _1
ramulator.busy_cycles_1 76 # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1
ramulator.serving_requests_1 76 # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1
ramulator.average_serving_requests_1 0.056130 # The average of read and write requests that are served in this DRAM element per memory cycle for level _1
ramulator.average_serving_requests_1 0.053901 # The average of read and write requests that are served in this DRAM element per memory cycle for level _1
ramulator.active_cycles_1_0 76 # Total active cycles for level _1_0
ramulator.busy_cycles_1_0 76 # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0
ramulator.serving_requests_1_0 76 # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0
ramulator.average_serving_requests_1_0 0.056130 # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0
ramulator.average_serving_requests_1_0 0.053901 # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0
ramulator.active_cycles_1_0_0 76 # Total active cycles for level _1_0_0
ramulator.busy_cycles_1_0_0 76 # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_0
ramulator.serving_requests_1_0_0 76 # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
ramulator.average_serving_requests_1_0_0 0.056130 # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
ramulator.average_serving_requests_1_0_0 0.053901 # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
ramulator.active_cycles_1_0_0_0 76 # Total active cycles for level _1_0_0_0
ramulator.busy_cycles_1_0_0_0 76 # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_0_0
ramulator.serving_requests_1_0_0_0 76 # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0_0
ramulator.average_serving_requests_1_0_0_0 0.056130 # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0_0
ramulator.average_serving_requests_1_0_0_0 0.053901 # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0_0
ramulator.active_cycles_1_0_0_1 0 # Total active cycles for level _1_0_0_1
ramulator.busy_cycles_1_0_0_1 0 # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_0_1
ramulator.serving_requests_1_0_0_1 0 # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0_1
@@ -232,9 +232,9 @@ ramulator.write_row_conflicts_channel_1_core 0
ramulator.useless_activates_1_core 0 # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
ramulator.read_latency_avg_1 26.333333 # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
ramulator.read_latency_sum_1 79 # The memory latency cycles (in memory time domain) sum for all read requests in this channel
ramulator.req_queue_length_avg_1 0.046529 # Average of read and write queue length per memory cycle per channel.
ramulator.req_queue_length_avg_1 0.044681 # Average of read and write queue length per memory cycle per channel.
ramulator.req_queue_length_sum_1 63 # Sum of read and write queue length per memory cycle per channel.
ramulator.read_req_queue_length_avg_1 0.046529 # Read queue length average per memory cycle per channel.
ramulator.read_req_queue_length_avg_1 0.044681 # Read queue length average per memory cycle per channel.
ramulator.read_req_queue_length_sum_1 63 # Read queue length sum per memory cycle per channel.
ramulator.write_req_queue_length_avg_1 0.000000 # Write queue length average per memory cycle per channel.
ramulator.write_req_queue_length_sum_1 0 # Write queue length sum per memory cycle per channel.
@@ -251,7 +251,7 @@ ramulator.write_row_conflicts_channel_1_core 0
ramulator.record_write_conflicts 0.0 # record write conflict for this core when it reaches request limit or to the end
[0] 0.0 #
ramulator.dram_capacity 8589934592 # Number of bytes in simulated DRAM
ramulator.dram_cycles 1354 # Number of DRAM cycles simulated
ramulator.dram_cycles 1410 # Number of DRAM cycles simulated
ramulator.incoming_requests 6 # Number of incoming requests to DRAM
ramulator.read_requests 6 # Number of incoming read requests to DRAM per core
[0] 6.0 #
@@ -269,8 +269,8 @@ ramulator.incoming_read_reqs_per_channel 6.0
ramulator.in_queue_req_num_sum 126 # Sum of read/write queue length
ramulator.in_queue_read_req_num_sum 126 # Sum of read queue length
ramulator.in_queue_write_req_num_sum 0 # Sum of write queue length
ramulator.in_queue_req_num_avg 0.093058 # Average of read/write queue length per memory cycle
ramulator.in_queue_read_req_num_avg 0.093058 # Average of read queue length per memory cycle
ramulator.in_queue_req_num_avg 0.089362 # Average of read/write queue length per memory cycle
ramulator.in_queue_read_req_num_avg 0.089362 # Average of read queue length per memory cycle
ramulator.in_queue_write_req_num_avg 0.000000 # Average of write queue length per memory cycle
ramulator.record_read_requests 0.0 # record read requests for this core when it reaches request limit or to the end
[0] 0.0 #