wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

quartus build fixes

Browse Source
This commit is contained in:
Blaise Tine
2020-08-23 22:04:46 -07:00
parent 1c9445745f
commit f292e5003d
27 changed files with 241 additions and 206 deletions
Download Patch File Download Diff File Expand all files Collapse all files

22
hw/rtl/libs/VX_skid_buffer.v
View File

@@ -6,21 +6,21 @@ module VX_skid_buffer #(
input wire clk,
input wire reset,
input wire valid_in,
output reg ready_in,
output wire ready_in,
input wire [DATAW-1:0] data_in,
output reg [DATAW-1:0] data_out,
output wire [DATAW-1:0] data_out,
input wire ready_out,
output reg valid_out
output wire valid_out
);
reg [DATAW-1:0] data_out_r;
reg [DATAW-1:0] buffer;
reg valid_out_r;
reg use_buffer;
always @(posedge clk) begin
if (reset) begin
use_buffer <= 0;
valid_out <= 0;
data_out <= 0;
buffer <= 0;
use_buffer <= 0;
valid_out_r <= 0;
end else begin
if (valid_in && ready_in && valid_out && !ready_out) begin
assert(!use_buffer);
@@ -33,12 +33,14 @@ module VX_skid_buffer #(
buffer <= data_in;
end
if (!valid_out || ready_out) begin
valid_out <= valid_in || use_buffer;
data_out <= use_buffer ? buffer : data_in;
valid_out_r <= valid_in || use_buffer;
data_out_r <= use_buffer ? buffer : data_in;
end
end
end
assign ready_in = !use_buffer;
assign ready_in = !use_buffer;
assign valid_out = valid_out_r;
assign data_out = data_out_r;
endmodule