using 44-bit perf counters - aligned with DSP counters width
This commit is contained in:
@@ -5,14 +5,14 @@
|
||||
|
||||
interface VX_perf_cache_if ();
|
||||
|
||||
wire [63:0] reads;
|
||||
wire [63:0] writes;
|
||||
wire [63:0] read_misses;
|
||||
wire [63:0] write_misses;
|
||||
wire [63:0] bank_stalls;
|
||||
wire [63:0] mshr_stalls;
|
||||
wire [63:0] pipe_stalls;
|
||||
wire [63:0] crsp_stalls;
|
||||
wire [43:0] reads;
|
||||
wire [43:0] writes;
|
||||
wire [43:0] read_misses;
|
||||
wire [43:0] write_misses;
|
||||
wire [43:0] bank_stalls;
|
||||
wire [43:0] mshr_stalls;
|
||||
wire [43:0] pipe_stalls;
|
||||
wire [43:0] crsp_stalls;
|
||||
|
||||
endinterface
|
||||
|
||||
|
||||
Reference in New Issue
Block a user