refactor synthesis scripts + fixed quartus ram read-after-write bypass
This commit is contained in:
4
hw/opae/vortex_afu.qsf
Normal file
4
hw/opae/vortex_afu.qsf
Normal file
@@ -0,0 +1,4 @@
|
||||
|
||||
# Analysis & Synthesis Assignments
|
||||
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2009
|
||||
set_global_assignment -name ADD_PASS_THROUGH_LOGIC_TO_INFERRED_RAMS ON
|
||||
Reference in New Issue
Block a user