wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fixed miss reserv to support ST->LD sequences

Browse Source
This commit is contained in:
felsabbagh3
2020-03-03 17:04:39 -08:00
parent b150327ca9
commit e2e053ff7b
1 changed files with 14 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files

34
rtl/VX_cache/VX_cache_miss_resrv.v
View File

@@ -36,22 +36,19 @@ module VX_cache_miss_resrv (
); );
// Size of metadata = 32 + `vx_clog2(`NUMBER_REQUESTS) + 5 + 2 + (`NW_M1 + 1) // Size of metadata = 32 + `vx_clog2(`NUMBER_REQUESTS) + 5 + 2 + (`NW_M1 + 1)
reg[`MRVQ_METADATA_SIZE-1:0] metadata_table[`MRVQ_SIZE-1:0]; reg[`MRVQ_METADATA_SIZE-1:0] metadata_table[`MRVQ_SIZE-1:0];
reg[`MRVQ_SIZE-1:0][31:0] addr_table; reg[`MRVQ_SIZE-1:0][31:0] addr_table;
reg[`MRVQ_SIZE-1:0] valid_table; reg[`MRVQ_SIZE-1:0] valid_table;
reg[`MRVQ_SIZE-1:0] ready_table; reg[`MRVQ_SIZE-1:0] ready_table;
reg[`vx_clog2(`MRVQ_SIZE)-1:0] head_ptr;
reg[`vx_clog2(`MRVQ_SIZE)-1:0] tail_ptr;
assign miss_resrv_full = !(&valid_table); assign miss_resrv_full = (tail_ptr+1) == head_ptr;
wire enqueue_possible; wire enqueue_possible = !miss_resrv_full;
wire[`vx_clog2(`MRVQ_SIZE)-1:0] enqueue_index; wire[`vx_clog2(`MRVQ_SIZE)-1:0] enqueue_index = tail_ptr;
VX_generic_priority_encoder #(.N(`MRVQ_SIZE)) enqueue_picker(
.valids(~valid_table),
.index (enqueue_index),
.found (enqueue_possible)
);
reg[`MRVQ_SIZE-1:0] make_ready; reg[`MRVQ_SIZE-1:0] make_ready;
genvar curr_e; genvar curr_e;
@@ -62,14 +59,9 @@ module VX_cache_miss_resrv (
end end
endgenerate endgenerate
wire dequeue_possible;
wire[`vx_clog2(`MRVQ_SIZE)-1:0] dequeue_index; wire dequeue_possible = valid_table[head_ptr] && ready_table[head_ptr];
wire[`MRVQ_SIZE-1:0] dequeue_valid = valid_table & ready_table; wire[`vx_clog2(`MRVQ_SIZE)-1:0] dequeue_index = head_ptr;
VX_generic_priority_encoder #(.N(`MRVQ_SIZE)) dequeue_picker(
.valids(dequeue_valid),
.index (dequeue_index),
.found (dequeue_possible)
);
assign miss_resrv_valid_st0 = dequeue_possible; assign miss_resrv_valid_st0 = dequeue_possible;
assign miss_resrv_addr_st0 = addr_table[dequeue_index]; assign miss_resrv_addr_st0 = addr_table[dequeue_index];
@@ -89,6 +81,7 @@ module VX_cache_miss_resrv (
ready_table[enqueue_index] <= 0; ready_table[enqueue_index] <= 0;
addr_table[enqueue_index] <= miss_add_addr; addr_table[enqueue_index] <= miss_add_addr;
metadata_table[enqueue_index] <= {miss_add_data, miss_add_tid, miss_add_rd, miss_add_wb, miss_add_warp_num, miss_add_mem_read, miss_add_mem_write}; metadata_table[enqueue_index] <= {miss_add_data, miss_add_tid, miss_add_rd, miss_add_wb, miss_add_warp_num, miss_add_mem_read, miss_add_mem_write};
tail_ptr <= tail_ptr + 1;
end end
if (update_ready) begin if (update_ready) begin
@@ -100,6 +93,7 @@ module VX_cache_miss_resrv (
ready_table[dequeue_index] <= 0; ready_table[dequeue_index] <= 0;
addr_table[dequeue_index] <= 0; addr_table[dequeue_index] <= 0;
metadata_table[dequeue_index] <= 0; metadata_table[dequeue_index] <= 0;
head_ptr <= head_ptr + 1;
end end
end end