perf counters generic size
This commit is contained in:
@@ -5,28 +5,28 @@
|
||||
|
||||
interface VX_perf_memsys_if ();
|
||||
|
||||
wire [43:0] icache_reads;
|
||||
wire [43:0] icache_read_misses;
|
||||
wire [43:0] icache_pipe_stalls;
|
||||
wire [43:0] icache_crsp_stalls;
|
||||
wire [`PERF_CTR_BITS-1:0] icache_reads;
|
||||
wire [`PERF_CTR_BITS-1:0] icache_read_misses;
|
||||
wire [`PERF_CTR_BITS-1:0] icache_pipe_stalls;
|
||||
wire [`PERF_CTR_BITS-1:0] icache_crsp_stalls;
|
||||
|
||||
wire [43:0] dcache_reads;
|
||||
wire [43:0] dcache_writes;
|
||||
wire [43:0] dcache_read_misses;
|
||||
wire [43:0] dcache_write_misses;
|
||||
wire [43:0] dcache_bank_stalls;
|
||||
wire [43:0] dcache_mshr_stalls;
|
||||
wire [43:0] dcache_pipe_stalls;
|
||||
wire [43:0] dcache_crsp_stalls;
|
||||
wire [`PERF_CTR_BITS-1:0] dcache_reads;
|
||||
wire [`PERF_CTR_BITS-1:0] dcache_writes;
|
||||
wire [`PERF_CTR_BITS-1:0] dcache_read_misses;
|
||||
wire [`PERF_CTR_BITS-1:0] dcache_write_misses;
|
||||
wire [`PERF_CTR_BITS-1:0] dcache_bank_stalls;
|
||||
wire [`PERF_CTR_BITS-1:0] dcache_mshr_stalls;
|
||||
wire [`PERF_CTR_BITS-1:0] dcache_pipe_stalls;
|
||||
wire [`PERF_CTR_BITS-1:0] dcache_crsp_stalls;
|
||||
|
||||
wire [43:0] smem_reads;
|
||||
wire [43:0] smem_writes;
|
||||
wire [43:0] smem_bank_stalls;
|
||||
wire [`PERF_CTR_BITS-1:0] smem_reads;
|
||||
wire [`PERF_CTR_BITS-1:0] smem_writes;
|
||||
wire [`PERF_CTR_BITS-1:0] smem_bank_stalls;
|
||||
|
||||
wire [43:0] dram_reads;
|
||||
wire [43:0] dram_writes;
|
||||
wire [43:0] dram_stalls;
|
||||
wire [43:0] dram_latency;
|
||||
wire [`PERF_CTR_BITS-1:0] dram_reads;
|
||||
wire [`PERF_CTR_BITS-1:0] dram_writes;
|
||||
wire [`PERF_CTR_BITS-1:0] dram_stalls;
|
||||
wire [`PERF_CTR_BITS-1:0] dram_latency;
|
||||
|
||||
endinterface
|
||||
|
||||
|
||||
Reference in New Issue
Block a user