Vortex 2.0 changes:

+ Microarchitecture optimizations
+ 64-bit support
+ Xilinx FPGA support
+ LLVM-16 support
+ Refactoring and quality control fixes

hw/rtl/libs/VX_bits_insert.sv

@@ -1,20 +1,40 @@
+// Copyright © 2019-2023
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
 `include "VX_platform.vh"
 
+`TRACING_OFF
 module VX_bits_insert #(
     parameter N   = 1,
     parameter S   = 1,
     parameter POS = 0
 ) (
-    input wire [N-1:0] data_in,    
-    input wire [S-1:0] sel_in,    
-    output wire [N+S-1:0] data_out
+    input wire [N-1:0]      data_in,    
+    input wire [`UP(S)-1:0] sel_in,    
+    output wire [N+S-1:0]   data_out
 ); 
-    if (POS == 0) begin
-        assign data_out = {data_in, sel_in};
-    end else if (POS == N) begin
-        assign data_out = {sel_in, data_in};
+    if (S == 0) begin
+        `UNUSED_VAR (sel_in)
+        assign data_out = data_in;
     end else begin
-        assign data_out = {data_in[N-1:POS], sel_in, data_in[POS-1:0]};
-    end    
+        if (POS == 0) begin
+            assign data_out = {data_in, sel_in};
+        end else if (POS == N) begin
+            assign data_out = {sel_in, data_in};
+        end else begin
+            assign data_out = {data_in[N-1:POS], sel_in, data_in[POS-1:0]};
+        end
+    end
 
-endmodule
+endmodule
+`TRACING_ON