Vortex 2.0 changes:

+ Microarchitecture optimizations
+ 64-bit support
+ Xilinx FPGA support
+ LLVM-16 support
+ Refactoring and quality control fixes

minor update

minor update

minor update

minor update

minor update

minor update

cleanup

cleanup

cache bindings and memory perf refactory

minor update

minor update

hw unit tests fixes

minor update

minor update

minor update

minor update

minor update

minor udpate

minor update

minor update

minor update

minor update

minor update

minor update

minor update

minor updates

minor updates

minor update

minor update

minor update

minor update

minor update

minor update

minor updates

minor updates

minor updates

minor updates

minor update

minor update

hw/syn/yosys/synth.sh

@@ -1,5 +1,18 @@
 #!/bin/bash
 
+# Copyright © 2019-2023
+# 
+# Licensed under the Apache License, Version 2.0 (the "License");
+# you may not use this file except in compliance with the License.
+# You may obtain a copy of the License at
+# http://www.apache.org/licenses/LICENSE-2.0
+# 
+# Unless required by applicable law or agreed to in writing, software
+# distributed under the License is distributed on an "AS IS" BASIS,
+# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+# See the License for the specific language governing permissions and
+# limitations under the License.
+
 # this script uses sv2v and yosys tools to run.
 # sv2v: https://github.com/zachjs/sv2v
 # yosys: http://www.clifford.at/yosys/
@@ -12,10 +25,48 @@ top_level=""
 dir_list=()
 inc_args=""
 macro_args=""
+no_warnings=1
+process="elaborate,netlist,techmap,verilog"
+
+declare -a excluded_warnings=("Resizing cell port")
+
+is_excluded_warning() {
+    local warning_text="$1"
+    for exclusion in "${excluded_warnings[@]}"; do
+        if [[ "$warning_text" == *"$exclusion"* ]]; then
+            return $no_warnings
+        fi
+    done
+    return 1
+}
+
+checkErrors()
+{
+    log_file="$1"
+    if grep -q "Error: " "$log_file"; then
+        echo "Error: found errors during synthesis!"
+        exit 1
+    fi
+
+    count=0
+    while IFS= read -r line; do
+        if [[ "$line" == *"Warning:"* ]]; then
+            warning_text="${line#Warning: }"
+            if ! is_excluded_warning "$warning_text"; then
+                count=$(expr $count + 1)
+            fi
+        fi
+    done < $log_file
+
+    if [ "$count" -ne 0 ]; then
+        echo "Error: found $count unexpected warnings during synthesis!"
+        exit $count
+    fi
+}
 
 usage() { echo "$0 usage:" && grep " .)\ #" $0; exit 0; }
 [ $# -eq 0 ] && usage
-while getopts "s:t:I:D:h" arg; do
+while getopts "s:t:I:D:P:Wh" arg; do
     case $arg in
     s) # source
         source=${OPTARG}
@@ -30,6 +81,12 @@ while getopts "s:t:I:D:h" arg; do
     D) # macro definition
         macro_args="$macro_args -D${OPTARG}"
         ;;
+    P) # process
+        process=${OPTARG}
+        ;;
+    W) # allow warnings
+        no_warnings=0
+        ;;
     h | *) 
       usage
       exit 0
@@ -43,23 +100,34 @@ done
     do
         for file in $(find $dir -maxdepth 1 -name '*.v' -o -name '*.sv' -type f) 
         do
-            echo "read_verilog $macro_args $inc_args -sv $file"
+            echo "read_verilog -defer -nolatches $macro_args $inc_args -sv $file"
         done
     done
     if [ -n "$source" ]; then
-        echo "read_verilog $macro_args $inc_args -sv $source"
+        echo "read_verilog -defer -nolatches $macro_args $inc_args -sv $source"
     fi
 
-    # generic synthesis
-    echo "synth -top $top_level"
+    # elaborate
+    if echo "$process" | grep -q "elaborate"; then
+        echo "hierarchy -top $top_level"
+    fi
+    
+    # convert to netlist
+    if echo "$process" | grep -q "netlist"; then
+        echo "proc; opt"
+    fi    
 
-    # mapping to mycells.lib
-    echo "dfflibmap -liberty mycells.lib"
-    echo "abc -liberty mycells.lib"
-    echo "clean"
+    # convert to gate logic
+    if echo "$process" | grep -q "techmap"; then
+        echo "techmap; opt"
+    fi
 
     # write synthesized design
-    echo "write_verilog synth.v"
+    if echo "$process" | grep -q "verilog"; then
+        echo "write_verilog synth.v"
+    fi
 } > synth.ys
 
-yosys -l yosys.log synth.ys
+yosys -l yosys.log synth.ys
+
+checkErrors yosys.log