wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

bilinear sampling

Browse Source
This commit is contained in:
Krishna Yalamarthy
2021-03-21 22:55:24 -04:00
parent 8fa78ef059
commit c0fdee5787
5 changed files with 229 additions and 67 deletions
Download Patch File Download Diff File Expand all files Collapse all files

122
hw/rtl/tex_unit/VX_tex_format.v
View File

@@ -1,55 +1,101 @@
`include "VX_tex_define.vh"
module VX_tex_format #(
parameter CORE_ID = 0
parameter CORE_ID = 0,
parameter NUM_TEXELS = 4 //BILINEAR
) (
input wire [31:0] texel_data,
input wire [NUM_TEXELS-1:0][31:0] texel_data,
input wire [`TEX_FORMAT_BITS-1:0] format,
output wire [`NUM_COLOR_CHANNEL-1:0] color_enable,
output wire [`TEX_COLOR_BITS-1:0] R,
output wire [`TEX_COLOR_BITS-1:0] G,
output wire [`TEX_COLOR_BITS-1:0] B,
output wire [`TEX_COLOR_BITS-1:0] A
output wire [NUM_TEXELS-1:0][63:0] formatted_texel
);
`UNUSED_PARAM (CORE_ID)
reg [`NUM_COLOR_CHANNEL-1:0] color_enable_r;
reg [`TEX_COLOR_BITS-1:0] R_r;
reg [`TEX_COLOR_BITS-1:0] G_r;
reg [`TEX_COLOR_BITS-1:0] B_r;
reg [`TEX_COLOR_BITS-1:0] A_r;
reg [NUM_TEXELS][63:0] formatted_texel_r;
always @(*) begin
case (format)
`R5G6B5: begin
R_r = `TEX_COLOR_BITS'(texel_data[15:11]);
G_r = `TEX_COLOR_BITS'(texel_data[10:5]);
B_r = `TEX_COLOR_BITS'(texel_data[4:0]);
A_r = {`TEX_COLOR_BITS{1'b0}};
color_enable_r = 4'b1110;
end
`R8G8B8: begin
R_r = `TEX_COLOR_BITS'(texel_data[23:16]);
G_r = `TEX_COLOR_BITS'(texel_data[15:8]);
B_r = `TEX_COLOR_BITS'(texel_data[7:0]);
A_r = {`TEX_COLOR_BITS{1'b0}};
color_enable_r = 4'b1110;
end
default: begin // `R8G8B8A8:
R_r = `TEX_COLOR_BITS'(texel_data[31:24]);
G_r = `TEX_COLOR_BITS'(texel_data[23:16]);
B_r = `TEX_COLOR_BITS'(texel_data[15:8]);
A_r = `TEX_COLOR_BITS'(texel_data[7:0]);
color_enable_r = 4'b1111;
end
endcase
for (integer i = 0; i<NUM_TEXELS ;i++ ) begin
case (format)
`R5G6B5: begin
formatted_texel_r[i][55:48] = `TEX_COLOR_BITS'(texel_data[i][15:11]);
formatted_texel_r[i][39:32] = `TEX_COLOR_BITS'(texel_data[i][10:5]);
formatted_texel_r[i][23:16] = `TEX_COLOR_BITS'(texel_data[i][4:0]);
formatted_texel_r[i][7:0] = {`TEX_COLOR_BITS{1'b0}};
if (i == 0)
color_enable_r = 4'b1110;
end
`R8G8B8: begin
formatted_texel_r[i][55:48] = `TEX_COLOR_BITS'(texel_data[i][23:16]);
formatted_texel_r[i][39:32] = `TEX_COLOR_BITS'(texel_data[i][15:8]);
formatted_texel_r[i][23:16] = `TEX_COLOR_BITS'(texel_data[i][7:0]);
formatted_texel_r[i][7:0] = {`TEX_COLOR_BITS{1'b0}};
if (i == 0)
color_enable_r = 4'b1110;
end
default: begin // `R8G8B8A8:
formatted_texel_r[i][55:48] = `TEX_COLOR_BITS'(texel_data[i][31:24]);
formatted_texel_r[i][39:32] = `TEX_COLOR_BITS'(texel_data[i][23:16]);
formatted_texel_r[i][23:16] = `TEX_COLOR_BITS'(texel_data[i][15:8]);
formatted_texel_r[i][7:0] = `TEX_COLOR_BITS'(texel_data[i][7:0]);
if (i == 0)
color_enable_r = 4'b1111;
end
endcase
end
end
assign color_enable = color_enable_r;
assign R = R_r;
assign G = G_r;
assign B = B_r;
assign A = A_r;
assign formatted_texel = formatted_texel_r & 64'h00ff00ff00ff00ff;
endmodule
// module VX_tex_format #(
// parameter CORE_ID = 0
// ) (
// input wire [`TEX_FORMAT_BITS-1:0] format,
// input wire [`NUM_COLOR_CHANNEL-1:0] color_enable,
// input wire [`TEX_COLOR_BITS-1:0] R,
// input wire [`TEX_COLOR_BITS-1:0] G,
// input wire [`TEX_COLOR_BITS-1:0] B,
// input wire [`TEX_COLOR_BITS-1:0] A,
// output wire [31:0] texel_sampled
// );
// `UNUSED_PARAM (CORE_ID)
// `UNUSED_VAR(color_enable)
// reg [63:0] sampled_r;
// always @(*) begin
// case (format)
// `R5G6B5: begin
// sampled_r[31:16] = 'd0;
// sampled_r[15:11] = R[4:0];
// sampled_r[10:5] = G[5:0];
// sampled_r[4:0] = B[4:0];
// end
// `R8G8B8: begin
// sampled_r[31:24] = 'd0;
// sampled_r[23:16] = R;
// sampled_r[15:8] = G;
// sampled_r[7:0] = B;
// end
// default: begin // `R8G8B8A8:
// sampled_r[31:24] = R;
// sampled_r[23:16] = R;
// sampled_r[15:8] = G;
// sampled_r[7:0] = A;
// end
// endcase
// end
// assign texel_sampled = sampled_r;
// endmodule
endmodule