wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

using ramulator dram simulator

Browse Source
This commit is contained in:
Blaise Tine
2021-12-06 01:22:45 -05:00
parent 59232642c4
commit b741807f8c
33 changed files with 1473 additions and 1344 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
sim/simx/memsim.h
View File

@@ -8,6 +8,11 @@ namespace vortex {
class MemSim : public SimObject<MemSim>{
public:
struct Config {
uint32_t channels;
uint32_t num_cores;
};
struct PerfStats {
uint64_t reads;
uint64_t writes;
@@ -18,10 +23,10 @@ public:
{}
};
std::vector<SimPort<MemReq>> MemReqPorts;
std::vector<SimPort<MemRsp>> MemRspPorts;
SimPort<MemReq> MemReqPort;
SimPort<MemRsp> MemRspPort;
MemSim(const SimContext& ctx, uint32_t num_banks, uint32_t latency);
MemSim(const SimContext& ctx, const Config& config);
~MemSim();
void step(uint64_t cycle);