wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

reset networks optimization

Browse Source
This commit is contained in:
Blaise Tine
2020-11-16 01:12:02 -08:00
parent 1bc4b8e7a8
commit a1fcdd467a
14 changed files with 259 additions and 219 deletions
Download Patch File Download Diff File Expand all files Collapse all files

22
hw/rtl/VX_gpr_bypass.v
View File

@@ -40,7 +40,6 @@ module VX_gpr_bypass #(
delayed_push <= push;
assert(!use_buffer2 || use_buffer);
if (pop) begin
buffer <= buffer2;
use_buffer <= use_buffer2;
use_buffer2 <= 0;
end
@@ -48,18 +47,29 @@ module VX_gpr_bypass #(
if (use_buffer) begin
assert(!use_buffer2); // full!
use_buffer <= 1;
if (pop) begin
buffer <= data_in;
end else begin
buffer2 <= data_in;
if (!pop) begin
use_buffer2 <= 1;
end
end else if (!pop) begin
buffer <= data_in;
use_buffer <= 1;
end
end
end
if (pop) begin
buffer <= buffer2;
end
if (delayed_push) begin
if (use_buffer) begin
if (pop) begin
buffer <= data_in;
end else begin
buffer2 <= data_in;
end
end else if (!pop) begin
buffer <= data_in;
end
end
end
assign data_out = use_buffer ? buffer : data_in;