code refactoring for Vivado, sv2v, and yosys compatibility

2021-09-27 08:55:10 -04:00
parent 9b04f3d9d6
commit 9f34b2944c
97 changed files with 1435 additions and 666 deletions
--- a/hw/rtl/interfaces/VX_join_if.v
+++ b/hw/rtl/interfaces/VX_join_if.v
@@ -8,6 +8,16 @@ interface VX_join_if ();
    wire                valid;
    wire [`NW_BITS-1:0] wid;

+    modport master (
+        output valid,    
+        output wid
+    );
+
+    modport slave (
+        input valid,   
+        input wid
+    );
+
 endinterface

 `endif