wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

minor update

Browse Source
This commit is contained in:
Blaise Tine
2020-08-22 13:56:07 -07:00
parent 0b355f228e
commit 96f5432592
2 changed files with 7 additions and 27 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
hw/opae/README
View File

@@ -78,6 +78,7 @@ tar -zcvf vortex.vcd.tar.gz ./build_ase_1c/work/vortex.vcd
tar -zcvf trace.vcd.tar.gz obj_dir/trace.vcd tar -zcvf trace.vcd.tar.gz obj_dir/trace.vcd
tar -zcvf trace.vcd.tar.gz trace.vcd tar -zcvf trace.vcd.tar.gz trace.vcd
tar -zcvf run.log.tar.gz run.log tar -zcvf run.log.tar.gz run.log
tar -cjvf run.log.tar.bz2 run.log
# decompress VCD trace # decompress VCD trace
tar -zxvf /mnt/c/Users/Blaise/Downloads/vortex.vcd.tar.gz tar -zxvf /mnt/c/Users/Blaise/Downloads/vortex.vcd.tar.gz

31
hw/rtl/libs/VX_skid_buffer.v
View File

@@ -13,23 +13,23 @@ module VX_skid_buffer #(
output reg valid_out output reg valid_out
); );
reg [DATAW-1:0] buffer; reg [DATAW-1:0] buffer;
reg use_buffer; reg use_buffer;
wire push = valid_in && ready_in;
always @(posedge clk) begin always @(posedge clk) begin
if (reset) begin if (reset) begin
use_buffer <= 0; use_buffer <= 0;
valid_out <= 0; valid_out <= 0;
data_out <= 0;
buffer <= 0;
end else begin end else begin
if (push && (valid_out && !ready_out)) begin if (valid_in && ready_in && valid_out && !ready_out) begin
assert(!use_buffer); assert(!use_buffer);
use_buffer <= 1; use_buffer <= 1;
end end
if (ready_out) begin if (ready_out) begin
use_buffer <= 0; use_buffer <= 0;
end end
if (push) begin if (valid_in && ready_in) begin
buffer <= data_in; buffer <= data_in;
end end
if (!valid_out || ready_out) begin if (!valid_out || ready_out) begin
@@ -41,25 +41,4 @@ module VX_skid_buffer #(
assign ready_in = !use_buffer; assign ready_in = !use_buffer;
/*wire empty, full;
VX_generic_queue #(
.DATAW (DATAW),
.SIZE (2),
.BUFFERED (0)
) queue (
.clk (clk),
.reset (reset),
.push (valid_in),
.pop (ready_out),
.data_in(data_in),
.data_out(data_out),
.empty (empty),
.full (full),
`UNUSED_PIN (size)
);
assign ready_in = ~full;
assign valid_out = ~empty;*/
endmodule endmodule