wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

minor update

Browse Source
This commit is contained in:
Blaise Tine
2021-07-25 02:00:31 -07:00
parent c461b66b59
commit 88b45114c1
1 changed files with 20 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

39
hw/rtl/VX_lsu_unit.v
View File

@@ -302,22 +302,32 @@ module VX_lsu_unit #(
`SCOPE_ASSIGN (dcache_rsp_fire, dcache_rsp_if.tmask & {`NUM_THREADS{dcache_rsp_fire}}); `SCOPE_ASSIGN (dcache_rsp_fire, dcache_rsp_if.tmask & {`NUM_THREADS{dcache_rsp_fire}});
`SCOPE_ASSIGN (dcache_rsp_data, dcache_rsp_if.data); `SCOPE_ASSIGN (dcache_rsp_data, dcache_rsp_if.data);
`SCOPE_ASSIGN (dcache_rsp_tag, mbuf_raddr); `SCOPE_ASSIGN (dcache_rsp_tag, mbuf_raddr);
`ifdef DBG_PRINT_CORE_DCACHE `ifndef SYNTHESIS
`IGNORE_WARNINGS_BEGIN reg [`LSUQ_SIZE-1:0][(`NW_BITS + 32 + 64 + 1)-1:0] pending_reqs;
reg [`LSUQ_SIZE-1:0][`DCORE_TAG_WIDTH:0] pending_reqs; wire [63:0] delay_timeout = 10000 * (1 ** (`L2_ENABLE + `L3_ENABLE));
`IGNORE_WARNINGS_END
always @(posedge clk) begin always @(posedge clk) begin
if (reset) begin if (reset) begin
pending_reqs <= '0; pending_reqs <= '0;
end else if (mbuf_push) begin end begin
pending_reqs[mbuf_waddr] <= {dcache_req_if.tag[0], 1'b1}; if (mbuf_push) begin
end else if (mbuf_pop) begin pending_reqs[mbuf_waddr] <= {req_wid, req_pc, $time, 1'b1};
pending_reqs[mbuf_raddr] <= '0; end else if (mbuf_pop) begin
pending_reqs[mbuf_raddr] <= '0;
end
end
for (integer i = 0; i < `LSUQ_SIZE; ++i) begin
if (pending_reqs[i][0]) begin
assert(($time - pending_reqs[i][1 +: 64]) < delay_timeout) else
$error("%t: *** D$%0d response timeout: wid=%0d, PC=%0h", $time, CORE_ID, pending_reqs[i][1+64+32 +: `NW_BITS], pending_reqs[i][1+64 +: 32]);
end
end end
end end
`endif
`ifdef DBG_PRINT_CORE_DCACHE
always @(posedge clk) begin always @(posedge clk) begin
if (lsu_req_if.valid && fence_wait) begin if (lsu_req_if.valid && fence_wait) begin
$display("%t: *** D$%0d fence wait", $time, CORE_ID); $display("%t: *** D$%0d fence wait", $time, CORE_ID);
@@ -345,15 +355,6 @@ module VX_lsu_unit #(
`PRINT_ARRAY1D(dcache_rsp_if.data, `NUM_THREADS); `PRINT_ARRAY1D(dcache_rsp_if.data, `NUM_THREADS);
$write(", is_dup=%b\n", rsp_is_dup); $write(", is_dup=%b\n", rsp_is_dup);
end end
if (mbuf_full) begin
$write("%t: *** D$%0d queue-full:", $time, CORE_ID);
for (integer j = 0; j < `LSUQ_SIZE; j++) begin
if (pending_reqs[j][0]) begin
$write(" %0d->%0h", j, pending_reqs[j][1 +: `DCORE_TAG_WIDTH]);
end
end
$write("\n");
end
end end
`endif `endif