wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

simX debugging update

Browse Source
This commit is contained in:
Blaise Tine
2021-06-25 20:57:31 -04:00
parent 7ce0127e37
commit 7baa673817
4 changed files with 127 additions and 159 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
simX/mem.cpp
View File

@@ -134,11 +134,11 @@ MemoryUnit::TLBEntry MemoryUnit::tlbLookup(Addr vAddr, Word flagMask) {
if (iter->second.flags & flagMask)
return iter->second;
else {
D(2, "Page fault on addr 0x" << std::hex << vAddr << "(bad flags)");
D(3, "*** Page fault on addr 0x" << std::hex << vAddr << "(bad flags)");
throw PageFault(vAddr, false);
}
} else {
D(2, "Page fault on addr 0x" << std::hex << vAddr << "(not in TLB)");
D(3, "*** Page fault on addr 0x" << std::hex << vAddr << "(not in TLB)");
throw PageFault(vAddr, true);
}
}
@@ -168,7 +168,6 @@ void MemoryUnit::write(Addr addr, const void *data, Size size, bool sup) {
}
void MemoryUnit::tlbAdd(Addr virt, Addr phys, Word flags) {
D(1, "tlbAdd(0x" << std::hex << virt << ", 0x" << phys << ", 0x" << flags << ')');
tlb_[virt / pageSize_] = TLBEntry(phys / pageSize_, flags);
}