wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

minor updates

Browse Source
This commit is contained in:
Blaise Tine
2021-01-16 14:16:10 -08:00
parent a56ecb696d
commit 5b80484123
3 changed files with 3 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
hw/rtl/VX_mem_unit.v
View File

@@ -226,9 +226,7 @@ module VX_mem_unit # (
.CORE_TAG_WIDTH (`DCORE_TAG_WIDTH), .CORE_TAG_WIDTH (`DCORE_TAG_WIDTH),
.CORE_TAG_ID_BITS (`DCORE_TAG_ID_BITS), .CORE_TAG_ID_BITS (`DCORE_TAG_ID_BITS),
.BANK_ADDR_OFFSET (`SBANK_ADDR_OFFSET) .BANK_ADDR_OFFSET (`SBANK_ADDR_OFFSET)
) smem ( ) smem (
`SCOPE_BIND_VX_mem_unit_smem
.clk (clk), .clk (clk),
.reset (scache_reset), .reset (scache_reset),

4
hw/rtl/cache/VX_shared_mem.v vendored
View File

@@ -26,9 +26,7 @@ module VX_shared_mem #(
// bank offset from beginning of index range // bank offset from beginning of index range
parameter BANK_ADDR_OFFSET = 0 parameter BANK_ADDR_OFFSET = 0
) ( ) (
`SCOPE_IO_VX_cache
input wire clk, input wire clk,
input wire reset, input wire reset,

3
hw/scripts/scope.json
View File

@@ -60,7 +60,6 @@
"VX_gpu_unit": {}, "VX_gpu_unit": {},
"VX_mem_unit": { "VX_mem_unit": {
"submodules": { "submodules": {
"smem": {"type":"VX_cache", "enabled":"`SM_ENABLE", "params":{"NUM_BANKS":"`SNUM_BANKS"}},
"dcache": {"type":"VX_cache", "params":{"NUM_BANKS":"`DNUM_BANKS"}}, "dcache": {"type":"VX_cache", "params":{"NUM_BANKS":"`DNUM_BANKS"}},
"icache": {"type":"VX_cache", "params":{"NUM_BANKS":"`INUM_BANKS"}} "icache": {"type":"VX_cache", "params":{"NUM_BANKS":"`INUM_BANKS"}}
} }
@@ -203,7 +202,7 @@
"!scoreboard_delay": 1, "!scoreboard_delay": 1,
"!execute_delay": 1 "!execute_delay": 1
}, },
"afu/vortex/l3cache/bank, afu/vortex/cluster/l2cache/bank, afu/vortex/cluster/core/mem_unit/dcache/bank, afu/vortex/cluster/core/mem_unit/icache/bank, afu/vortex/cluster/core/mem_unit/smem/bank": { "afu/vortex/l3cache/bank, afu/vortex/cluster/l2cache/bank, afu/vortex/cluster/core/mem_unit/dcache/bank, afu/vortex/cluster/core/mem_unit/icache/bank": {
"?valid_st0": 1, "?valid_st0": 1,
"?valid_st1": 1, "?valid_st1": 1,
"addr_st0": 32, "addr_st0": 32,